记录47mv /dec自上而下垂直纳米线InGaAs/GaAsSb隧道场效应管

A. Alian, S. E. Kazzi, A. Verhulst, A. Milenin, N. Pinna, T. Ivanov, D. Lin, D. Mocuta, N. Collaert
{"title":"记录47mv /dec自上而下垂直纳米线InGaAs/GaAsSb隧道场效应管","authors":"A. Alian, S. E. Kazzi, A. Verhulst, A. Milenin, N. Pinna, T. Ivanov, D. Lin, D. Mocuta, N. Collaert","doi":"10.1109/VLSIT.2018.8510619","DOIUrl":null,"url":null,"abstract":"Pocketed vertical nanowire InGaAs/GaAsSb tunnel FETs (TFET) with sub-threshold swing (SS) reaching 47 mV/dec are demonstrated. The achieved sub-threshold performance is the steepest reported so far for a top-down TFET in the III-V material system. Smooth vertical wires with diameters as narrow as 30 nm are achieved using a CH4 based dry etch process. Drive current at 0.35 V supply voltage approaches 0.7 μA/μm for a fixed Ioff of 1 nA/μm.","PeriodicalId":6561,"journal":{"name":"2018 IEEE Symposium on VLSI Technology","volume":"34 1","pages":"133-134"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Record 47 mV/dec top-down vertical nanowire InGaAs/GaAsSb tunnel FETs\",\"authors\":\"A. Alian, S. E. Kazzi, A. Verhulst, A. Milenin, N. Pinna, T. Ivanov, D. Lin, D. Mocuta, N. Collaert\",\"doi\":\"10.1109/VLSIT.2018.8510619\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Pocketed vertical nanowire InGaAs/GaAsSb tunnel FETs (TFET) with sub-threshold swing (SS) reaching 47 mV/dec are demonstrated. The achieved sub-threshold performance is the steepest reported so far for a top-down TFET in the III-V material system. Smooth vertical wires with diameters as narrow as 30 nm are achieved using a CH4 based dry etch process. Drive current at 0.35 V supply voltage approaches 0.7 μA/μm for a fixed Ioff of 1 nA/μm.\",\"PeriodicalId\":6561,\"journal\":{\"name\":\"2018 IEEE Symposium on VLSI Technology\",\"volume\":\"34 1\",\"pages\":\"133-134\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2018.8510619\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2018.8510619","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

实验证明了垂直纳米线InGaAs/GaAsSb隧道场效应管(TFET)的亚阈值摆幅(SS)可达47 mV/dec。实现的亚阈值性能是迄今为止报道的在III-V材料系统中自上而下的ttfet中最陡峭的。使用基于CH4的干蚀刻工艺实现直径窄至30纳米的光滑垂直线。当电源电压为0.35 V时,驱动电流接近0.7 μA/μm,固定开关电压为1na /μm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Record 47 mV/dec top-down vertical nanowire InGaAs/GaAsSb tunnel FETs
Pocketed vertical nanowire InGaAs/GaAsSb tunnel FETs (TFET) with sub-threshold swing (SS) reaching 47 mV/dec are demonstrated. The achieved sub-threshold performance is the steepest reported so far for a top-down TFET in the III-V material system. Smooth vertical wires with diameters as narrow as 30 nm are achieved using a CH4 based dry etch process. Drive current at 0.35 V supply voltage approaches 0.7 μA/μm for a fixed Ioff of 1 nA/μm.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low RA Magnetic Tunnel Junction Arrays in Conjunction with Low Switching Current and High Breakdown Voltage for STT-MRAM at 10 nm and Beyond A Circuit Compatible Accurate Compact Model for Ferroelectric-FETs A Threshold Switch Augmented Hybrid-FeFET (H-FeFET) with Enhanced Read Distinguishability and Reduced Programming Voltage for Non-Volatile Memory Applications Sensors and related devices for IoT, medicine and s mart-living A Comprehensive Study of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Layer Effects on Negative Capacitance FETs for Sub-5 nm Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1