基于硅通孔(TSV)的三维配电网络的混合建模与分析

Zheng Xu, J. J. Lu
{"title":"基于硅通孔(TSV)的三维配电网络的混合建模与分析","authors":"Zheng Xu, J. J. Lu","doi":"10.1109/IEDM.2012.6479139","DOIUrl":null,"url":null,"abstract":"This paper reports on a novel partition and assembly approach that combines both the electromagnetic (EM) and analytical simulations to accurately model and analyze several through-silicon-via (TSV) based 3D power delivery networks, which are composed of various stacked-chips, interposer, and package substrate. With this method, we also analyzed RLC couplings between multiple voltage supply rails in 3D systems. The quantitatively examined power performance unveils 3D power delivery design implications, which is useful for 3D system design and fabrication.","PeriodicalId":6376,"journal":{"name":"2012 International Electron Devices Meeting","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Hybrid modeling and analysis of different through-silicon-Via (TSV)-based 3D power distribution networks\",\"authors\":\"Zheng Xu, J. J. Lu\",\"doi\":\"10.1109/IEDM.2012.6479139\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports on a novel partition and assembly approach that combines both the electromagnetic (EM) and analytical simulations to accurately model and analyze several through-silicon-via (TSV) based 3D power delivery networks, which are composed of various stacked-chips, interposer, and package substrate. With this method, we also analyzed RLC couplings between multiple voltage supply rails in 3D systems. The quantitatively examined power performance unveils 3D power delivery design implications, which is useful for 3D system design and fabrication.\",\"PeriodicalId\":6376,\"journal\":{\"name\":\"2012 International Electron Devices Meeting\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2012.6479139\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2012.6479139","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文报道了一种新的划分和组装方法,该方法结合了电磁(EM)和分析模拟来精确建模和分析几种基于硅通孔(TSV)的3D电力输送网络,这些网络由各种堆叠芯片,中间层和封装衬底组成。利用该方法,我们还分析了三维系统中多个电压供电轨之间的RLC耦合。定量检测的功率性能揭示了3D功率传输设计的含义,这对3D系统的设计和制造是有用的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Hybrid modeling and analysis of different through-silicon-Via (TSV)-based 3D power distribution networks
This paper reports on a novel partition and assembly approach that combines both the electromagnetic (EM) and analytical simulations to accurately model and analyze several through-silicon-via (TSV) based 3D power delivery networks, which are composed of various stacked-chips, interposer, and package substrate. With this method, we also analyzed RLC couplings between multiple voltage supply rails in 3D systems. The quantitatively examined power performance unveils 3D power delivery design implications, which is useful for 3D system design and fabrication.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
On the degradation of field-plate assisted RESURF power devices Effective Schottky Barrier Height modulation using dielectric dipoles for source/drain specific contact resistivity improvement Study of piezoresistive properties of advanced CMOS transistors: Thin film SOI, SiGe/SOI, unstrained and strained Tri-Gate Nanowires Design and performance of pseudo-spin-MOSFETs using nano-CMOS devices MOSFET performance and scalability enhancement by insertion of oxygen layers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1