Passive multiplexer test structure for fast and accurate contact and via fail rate evaluation

C. Hess, B. Stine, L. Weiland, T. Mitchell, M. Karnett, K. Gardner
{"title":"Passive multiplexer test structure for fast and accurate contact and via fail rate evaluation","authors":"C. Hess, B. Stine, L. Weiland, T. Mitchell, M. Karnett, K. Gardner","doi":"10.1109/ICMTS.2002.1193190","DOIUrl":null,"url":null,"abstract":"Complexity of integrated circuits has led to many millions of contacts and vias on every chip. To allow accurate yield evaluation, it is required to determine fail rates of < 10 faults per billion which requires test structures with huge chains of 1 million or more contact and vias. At the same time contacts and vias are getting smaller and thus their resistance is increasing for every new technology node. Consequently, the resistance of such chains becomes impossible to measure. To overcome this limit without increasing the number of measurement pads, we are proposing a Passive Multiplexer Array of via chains, which breaks up a huge contact/via chain in many individually measurable sub-chains. Accuracy of fail rates will be increased, since the fail rate can be determined based on many sub-chains, instead of being determined based on one huge chain only. Furthermore, this test structure better supports failure analysis, since it is faster to locate a faulty contact or via. No additional devices or process steps are required which allows implementation as short flows for fast process problem debugging.","PeriodicalId":188074,"journal":{"name":"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.","volume":"111 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-04-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2002.1193190","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

Complexity of integrated circuits has led to many millions of contacts and vias on every chip. To allow accurate yield evaluation, it is required to determine fail rates of < 10 faults per billion which requires test structures with huge chains of 1 million or more contact and vias. At the same time contacts and vias are getting smaller and thus their resistance is increasing for every new technology node. Consequently, the resistance of such chains becomes impossible to measure. To overcome this limit without increasing the number of measurement pads, we are proposing a Passive Multiplexer Array of via chains, which breaks up a huge contact/via chain in many individually measurable sub-chains. Accuracy of fail rates will be increased, since the fail rate can be determined based on many sub-chains, instead of being determined based on one huge chain only. Furthermore, this test structure better supports failure analysis, since it is faster to locate a faulty contact or via. No additional devices or process steps are required which allows implementation as short flows for fast process problem debugging.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
无源多路复用测试结构,用于快速准确的接触和通过故障率评估
集成电路的复杂性导致每个芯片上都有数百万个触点和过孔。为了进行准确的产量评估,需要确定每十亿次故障小于10次的故障率,这需要具有100万个或更多接触和通孔的巨大链的测试结构。与此同时,触点和通孔越来越小,因此每一个新技术节点的电阻都在增加。因此,这种链的阻力变得无法测量。为了在不增加测量盘数量的情况下克服这一限制,我们提出了一种通过链的无源多路复用器阵列,它在许多单独可测量的子链中分解了一个巨大的接触/通过链。故障率的准确性将会提高,因为故障率可以基于许多子链来确定,而不是仅仅基于一个巨大的链来确定。此外,这种测试结构更好地支持故障分析,因为它可以更快地定位故障触点或通孔。不需要额外的设备或流程步骤,这允许实现为快速流程问题调试的短流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Passive multiplexer test structure for fast and accurate contact and via fail rate evaluation Useful numerical techniques for compact modeling CV doping profiling of boron out-diffusion using an abrupt and highly doped arsenic buried epilayer Logic characterization vehicle to determine process variation impact on yield and performance of digital circuits A consistent and scalable PSPICE HFET-Model for DC- and S-parameter-simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1