D. Quoc-Dang Ho, Chin Chang, J. Rathore, L. D'Souza, Yuwen Swei, Kuan-Dar Chen, Jyhfong Lin
{"title":"A Low-Power and Compact Sigma-Delta Voice-band Codec in a 0.18-μm CMOS Technology","authors":"D. Quoc-Dang Ho, Chin Chang, J. Rathore, L. D'Souza, Yuwen Swei, Kuan-Dar Chen, Jyhfong Lin","doi":"10.1109/VDAT.2006.258109","DOIUrl":null,"url":null,"abstract":"A 2.7V fully-integrated voice-band codec for digital cellular phone applications is presented. The codec includes a 16b ΣΔ ADC and DAC, channel filters, PGAs, a low-noise microphone preamplifier and 32 Ω loudspeaker/earpiece drivers. With a PLL for clock generation and a voltage reference integrated on the same chip, the ADC achieves an SNDR of 83 dB and a dynamic range of 88 dB in a 4 KHz signal bandwidth, while the DAC yields 80 dB and 84 dB, respectively. Analog and digital portions of the codec consume only 4.8 mA and 0.53 mA, respectively, and occupy a combined area of 1.0 mm2 in a 0.18-μm CMOS technology","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258109","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
A 2.7V fully-integrated voice-band codec for digital cellular phone applications is presented. The codec includes a 16b ΣΔ ADC and DAC, channel filters, PGAs, a low-noise microphone preamplifier and 32 Ω loudspeaker/earpiece drivers. With a PLL for clock generation and a voltage reference integrated on the same chip, the ADC achieves an SNDR of 83 dB and a dynamic range of 88 dB in a 4 KHz signal bandwidth, while the DAC yields 80 dB and 84 dB, respectively. Analog and digital portions of the codec consume only 4.8 mA and 0.53 mA, respectively, and occupy a combined area of 1.0 mm2 in a 0.18-μm CMOS technology
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
