On a software-based self-test methodology and its application

Charles H.-P. Wen, Li-C. Wang, K. Cheng, Kai Yang, Wei-Ting Liu, Ji-Jan Chen
{"title":"On a software-based self-test methodology and its application","authors":"Charles H.-P. Wen, Li-C. Wang, K. Cheng, Kai Yang, Wei-Ting Liu, Ji-Jan Chen","doi":"10.1109/VTS.2005.59","DOIUrl":null,"url":null,"abstract":"Software-based self-test (SBST) was originally proposed for cost reduction in SOC test environment. Previous studies have focused on using SBST for screening logic defects. SBST is functional-based and hence, achieving a high full-chip logic defect coverage can be a challenge. This raises the question of SBST's applicability in practice. In this paper, we investigate a particular SBST methodology and study its potential applications. We conclude that the SBST methodology can be very useful for producing speed binning tests. To demonstrate the advantage of using SBST in at-speed functional testing, we develop a SBST framework and apply it to an open source microprocessor core, named OpenRISC 1200. A delay path extraction methodology is proposed in conjunction with the SBST framework. The experimental results demonstrate that our SBST can produce tests for a high percentage of extracted delay paths of which less than half of them would likely be detected through traditional functional test patterns. Moreover, the SBST tests can exercise the functional worst-case delays which could not be reached by even 1M of traditional verification test patterns. The effectiveness of our SBST and its current limitations are explained through these experimental findings.","PeriodicalId":268324,"journal":{"name":"23rd IEEE VLSI Test Symposium (VTS'05)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"26","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"23rd IEEE VLSI Test Symposium (VTS'05)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2005.59","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 26

Abstract

Software-based self-test (SBST) was originally proposed for cost reduction in SOC test environment. Previous studies have focused on using SBST for screening logic defects. SBST is functional-based and hence, achieving a high full-chip logic defect coverage can be a challenge. This raises the question of SBST's applicability in practice. In this paper, we investigate a particular SBST methodology and study its potential applications. We conclude that the SBST methodology can be very useful for producing speed binning tests. To demonstrate the advantage of using SBST in at-speed functional testing, we develop a SBST framework and apply it to an open source microprocessor core, named OpenRISC 1200. A delay path extraction methodology is proposed in conjunction with the SBST framework. The experimental results demonstrate that our SBST can produce tests for a high percentage of extracted delay paths of which less than half of them would likely be detected through traditional functional test patterns. Moreover, the SBST tests can exercise the functional worst-case delays which could not be reached by even 1M of traditional verification test patterns. The effectiveness of our SBST and its current limitations are explained through these experimental findings.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于软件的自测试方法及其应用
基于软件的自检(SBST)最初是为了降低SOC测试环境中的成本而提出的。以往的研究主要集中在利用SBST筛选逻辑缺陷。SBST是基于功能的,因此,实现高全芯片逻辑缺陷覆盖率可能是一个挑战。这就提出了SBST在实践中的适用性问题。在本文中,我们研究了一种特殊的SBST方法,并研究了它的潜在应用。我们得出的结论是,SBST方法可以非常有用的产生速度跳跃测试。为了展示在高速功能测试中使用SBST的优势,我们开发了一个SBST框架,并将其应用于开源微处理器内核,名为OpenRISC 1200。结合SBST框架,提出了一种延迟路径提取方法。实验结果表明,我们的SBST可以为提取的延迟路径生成高比例的测试,而通过传统的功能测试模式可能检测到的延迟路径不到一半。此外,SBST测试可以实现传统验证测试模式甚至1M都无法达到的功能最坏情况延迟。通过这些实验结果解释了我们的SBST的有效性及其当前的局限性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An economic selecting model for DFT strategies Defect screening using independent component analysis on I/sub DDQ/ Experimental evaluation of bridge patterns for a high performance microprocessor Production test methods for measuring 'out-of-band' interference of ultra wide band (UWB) devices Diagnosis of the failing component in RF receivers through adaptive full-path measurements
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1