Integrated Test Circuit for Off-State Dynamic Drain Stress Evaluation

J. Hai, F. Cacho, X. Federspiel, T. Garba-Seybou, A. Divay, E. Lauga-Larroze, J. Arnould
{"title":"Integrated Test Circuit for Off-State Dynamic Drain Stress Evaluation","authors":"J. Hai, F. Cacho, X. Federspiel, T. Garba-Seybou, A. Divay, E. Lauga-Larroze, J. Arnould","doi":"10.1109/IRPS48203.2023.10117885","DOIUrl":null,"url":null,"abstract":"Dynamic off-state stress for RF applications is investigated via integrated test circuits to enable GHz level testing. We have performed characterization of test circuits to ensure the dynamic stress signal waveform integrity, which is verified against model simulation data. We report a x2 gain on time-to-breakdown at 1GHz against DC TDDB off-state stress. Based on extraction of $\\boldsymbol{\\mathrm{I}_{\\text{Dlin}}}$ degradation, no frequency effect is observed from DC to 1GHz off-state stress conditions. Modeling of on-state and off-state interactions based on sum of degradations modes is then demonstrated and supported by experimental data.","PeriodicalId":159030,"journal":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","volume":"135 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS48203.2023.10117885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Dynamic off-state stress for RF applications is investigated via integrated test circuits to enable GHz level testing. We have performed characterization of test circuits to ensure the dynamic stress signal waveform integrity, which is verified against model simulation data. We report a x2 gain on time-to-breakdown at 1GHz against DC TDDB off-state stress. Based on extraction of $\boldsymbol{\mathrm{I}_{\text{Dlin}}}$ degradation, no frequency effect is observed from DC to 1GHz off-state stress conditions. Modeling of on-state and off-state interactions based on sum of degradations modes is then demonstrated and supported by experimental data.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
非状态动态排水应力评估集成测试电路
通过集成测试电路研究射频应用的动态非状态应力,以实现GHz级测试。我们对测试电路进行了表征,以确保动态应力信号波形的完整性,并通过模型仿真数据进行了验证。我们报告在1GHz下对直流TDDB非状态应力的击穿时间增益为x2。基于$\boldsymbol{\ maththrm {I}_{\text{Dlin}}}$退化的提取,从直流到1GHz的非状态应力条件下,没有观察到频率效应。基于退化模式总和的状态和非状态相互作用的建模随后得到了实验数据的证明和支持。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Insight Into HCI Reliability on I/O Nitrided Devices Signal duration sensitive degradation in scaled devices Investigation on NBTI Control Techniques of HKMG Transistors for Low-power DRAM applications Current Injection Effect on ESD Behaviors of the Parasitic Bipolar Transistors inside P+/N-well diode GHz Cycle-to-Cycle Variation in Ultra-scaled FinFETs: From the Time-Zero to the Aging States
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1