Reliability issues of gate oxides and $p-n$ junctions for vertical GaN metal–oxide–semiconductor field-effect transistors (Invited)

T. Narita, D. Kikuta, K. Ito, T. Shoji, Tomohiko Mori, S. Yamaguchi, Y. Kimoto, K. Tomita, M. Kanechika, T. Kondo, T. Uesugi, Jun Kojima, J. Suda, Yoshitaka Nagasato, S. Ikeda, Hiroki Watanabe, M. Kosaki, T. Oka
{"title":"Reliability issues of gate oxides and $p-n$ junctions for vertical GaN metal–oxide–semiconductor field-effect transistors (Invited)","authors":"T. Narita, D. Kikuta, K. Ito, T. Shoji, Tomohiko Mori, S. Yamaguchi, Y. Kimoto, K. Tomita, M. Kanechika, T. Kondo, T. Uesugi, Jun Kojima, J. Suda, Yoshitaka Nagasato, S. Ikeda, Hiroki Watanabe, M. Kosaki, T. Oka","doi":"10.1109/IRPS48203.2023.10118047","DOIUrl":null,"url":null,"abstract":"We focus on reliability issues of gate oxides and $p-n$ junctions to realize vertical GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). An annealed AlSiO gate oxide on GaN displayed a lifetime of over 20 years at 150 °C and suppressed positive bias instability in MOSFETs. The key to high channel mobility and stability under positive gate bias is the interface structure designed to minimize oxide border traps. We also evaluated the reliability of GaN p-n diodes (PNDs) on freestanding GaN substrates with different threading dislocation densities. The reverse leakage for PNDs involving threading dislocations was explained by variable-range hopping, while the reverse leakage for dislocation-free PNDs was dominated by band-to-band tunneling. The fabricated PNDs demonstrated excellent robustness under high-temperature reverse bias. However, after continuous forward current stress, reverse leakage pathways were formed at threading screw dislocations, which should be minimized in future GaN substrates.","PeriodicalId":159030,"journal":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS48203.2023.10118047","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We focus on reliability issues of gate oxides and $p-n$ junctions to realize vertical GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). An annealed AlSiO gate oxide on GaN displayed a lifetime of over 20 years at 150 °C and suppressed positive bias instability in MOSFETs. The key to high channel mobility and stability under positive gate bias is the interface structure designed to minimize oxide border traps. We also evaluated the reliability of GaN p-n diodes (PNDs) on freestanding GaN substrates with different threading dislocation densities. The reverse leakage for PNDs involving threading dislocations was explained by variable-range hopping, while the reverse leakage for dislocation-free PNDs was dominated by band-to-band tunneling. The fabricated PNDs demonstrated excellent robustness under high-temperature reverse bias. However, after continuous forward current stress, reverse leakage pathways were formed at threading screw dislocations, which should be minimized in future GaN substrates.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
垂直GaN金属氧化物半导体场效应晶体管栅极氧化物和p-n结的可靠性问题(特邀)
我们重点研究栅极氧化物和p-n结的可靠性问题,以实现垂直GaN金属氧化物半导体场效应晶体管(mosfet)。GaN上退火的AlSiO栅极氧化物在150°C下显示出超过20年的寿命,并且抑制了mosfet中的正偏置不稳定性。在正栅极偏压下,高通道迁移率和稳定性的关键是设计最小化氧化物边界陷阱的界面结构。我们还评估了GaN p-n二极管(PNDs)在不同螺纹位错密度的独立GaN衬底上的可靠性。包含螺纹位错的pnd的反向泄漏以变程跳变解释,而无位错的pnd的反向泄漏以带间隧穿为主。制备的pnd在高温反向偏置下具有良好的鲁棒性。然而,在持续的正向电流应力后,螺纹螺纹位错处形成了反向泄漏通道,这在未来的GaN衬底中应该最小化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Insight Into HCI Reliability on I/O Nitrided Devices Signal duration sensitive degradation in scaled devices Investigation on NBTI Control Techniques of HKMG Transistors for Low-power DRAM applications Current Injection Effect on ESD Behaviors of the Parasitic Bipolar Transistors inside P+/N-well diode GHz Cycle-to-Cycle Variation in Ultra-scaled FinFETs: From the Time-Zero to the Aging States
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1