Suppression of leakage current in SOI CMOS LSIs by using silicon-sidewall body-contact (SSBC) technology

N. Kotani, S. Ito, T. Yasui, A. Wada, T. Yamaoka, T. Hori
{"title":"Suppression of leakage current in SOI CMOS LSIs by using silicon-sidewall body-contact (SSBC) technology","authors":"N. Kotani, S. Ito, T. Yasui, A. Wada, T. Yamaoka, T. Hori","doi":"10.1109/VLSIT.2002.1015381","DOIUrl":null,"url":null,"abstract":"This paper clarifies two SOI-specific leakage components, STI-induced punchthrough and gate-oxide leakage, found especially in large-scale integration, and proposes a new SOI technology: silicon-sidewall body-contact (SSBC). Without layout penalty and process complexity, SSBC realizes self-aligned body contact to the substrate, which suppresses gate-oxide leakage, and prevents the SOI body from being mechanically stressed, thus eliminating punchthrough leakage. SSBC is promising for scaled SOI CMOS LSIs.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015381","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper clarifies two SOI-specific leakage components, STI-induced punchthrough and gate-oxide leakage, found especially in large-scale integration, and proposes a new SOI technology: silicon-sidewall body-contact (SSBC). Without layout penalty and process complexity, SSBC realizes self-aligned body contact to the substrate, which suppresses gate-oxide leakage, and prevents the SOI body from being mechanically stressed, thus eliminating punchthrough leakage. SSBC is promising for scaled SOI CMOS LSIs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用硅侧壁体接触(SSBC)技术抑制SOI CMOS lsi中的漏电流
本文阐述了大规模集成电路中常见的两种SOI专用泄漏成分,即sti引起的穿孔和栅极氧化物泄漏,并提出了一种新的SOI技术:硅侧壁体接触(SSBC)。SSBC在没有布局损失和工艺复杂性的情况下,实现了本体与衬底的自对准接触,从而抑制了栅极氧化物泄漏,防止了SOI本体受到机械应力,从而消除了穿孔泄漏。SSBC有望用于规模化SOI CMOS lsi。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Vertical pass transistor design for sub-100 nm DRAM technologies Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs Effect of in-situ nitrogen doping into MOCVD-grown Al/sub 2/O/sub 3/ to improve electrical characteristics of MOSFETs with polysilicon gate 110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFETs on [110] surface-oriented Si substrate Thermal stability and scalability of Zr-aluminate-based high-k gate stacks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1