A 1.4 dB insertion-loss, 5 GHz transmit/receive switch utilizing novel depletion-layer-extended transistors (DETs) in 0.18 /spl mu/m CMOS process

T. Ohnakado, A. Furukawa, M. Ono, E. Taniguchi, S. Yamakawa, K. Nishikawa, T. Murakami, Y. Hashizume, K. Sugahara, T. Oomori
{"title":"A 1.4 dB insertion-loss, 5 GHz transmit/receive switch utilizing novel depletion-layer-extended transistors (DETs) in 0.18 /spl mu/m CMOS process","authors":"T. Ohnakado, A. Furukawa, M. Ono, E. Taniguchi, S. Yamakawa, K. Nishikawa, T. Murakami, Y. Hashizume, K. Sugahara, T. Oomori","doi":"10.1109/VLSIT.2002.1015434","DOIUrl":null,"url":null,"abstract":"A novel depletion-layer-extended transistor (DET) for the RF switch circuit is proposed in a CMOS process, which significantly reduces junction capacitance and increases GND-path resistance in the Si-substrate, with new impurity profiling. This transistor can be simultaneously formed with the conventional transistor with the addition of only one mask-step. By utilizing the DETs, a low 1.4 dB insertion-loss, 5 GHz transmit/receive switch in a 0.18 /spl mu/m CMOS process is realized.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015434","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

A novel depletion-layer-extended transistor (DET) for the RF switch circuit is proposed in a CMOS process, which significantly reduces junction capacitance and increases GND-path resistance in the Si-substrate, with new impurity profiling. This transistor can be simultaneously formed with the conventional transistor with the addition of only one mask-step. By utilizing the DETs, a low 1.4 dB insertion-loss, 5 GHz transmit/receive switch in a 0.18 /spl mu/m CMOS process is realized.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用0.18 /spl mu/m CMOS工艺的新型耗尽层扩展晶体管(DETs), 1.4 dB插入损耗,5 GHz发射/接收开关
提出了一种用于射频开关电路的新型耗尽层扩展晶体管(DET),该晶体管在CMOS工艺中显著降低了硅衬底的结电容并增加了gnd通路电阻,并具有新的杂质谱图。只需增加一个掩模步,就可以与传统晶体管同时形成这种晶体管。利用该器件,在0.18 /spl mu/m CMOS工艺下实现了低1.4 dB插入损耗、5 GHz发射/接收开关。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Vertical pass transistor design for sub-100 nm DRAM technologies Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs Effect of in-situ nitrogen doping into MOCVD-grown Al/sub 2/O/sub 3/ to improve electrical characteristics of MOSFETs with polysilicon gate 110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFETs on [110] surface-oriented Si substrate Thermal stability and scalability of Zr-aluminate-based high-k gate stacks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1