An Infrastructure IP for Repairing Multiple RAMs in SOCs

Chao-Da Huang, Tsu-Wei Tseng, Jin-Fu Li
{"title":"An Infrastructure IP for Repairing Multiple RAMs in SOCs","authors":"Chao-Da Huang, Tsu-Wei Tseng, Jin-Fu Li","doi":"10.1109/VDAT.2006.258150","DOIUrl":null,"url":null,"abstract":"Modem complex system-on-chips (SOCs) need infrastructure IPs to test, diagnosis, and repair embedded memories. This paper presents an infrastructure IP (IIP) for repairing multiple RAMs in SOCs. The proposed IIP can perform parallel test for multiple memories, and serial diagnosis or repair for one memory each time. Especially, the proposed IIP can execute various redundancy analysis algorithms. We realize the proposed IIP for four memories-based on TSMC 0.18mum standard cell technology. Experimental results show that the area overhead of the IIP is only about 4.6%","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258150","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

Modem complex system-on-chips (SOCs) need infrastructure IPs to test, diagnosis, and repair embedded memories. This paper presents an infrastructure IP (IIP) for repairing multiple RAMs in SOCs. The proposed IIP can perform parallel test for multiple memories, and serial diagnosis or repair for one memory each time. Especially, the proposed IIP can execute various redundancy analysis algorithms. We realize the proposed IIP for four memories-based on TSMC 0.18mum standard cell technology. Experimental results show that the area overhead of the IIP is only about 4.6%
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于修复soc中多个ram的基础架构IP
现代复杂的片上系统(soc)需要基础设施ip来测试、诊断和修复嵌入式存储器。本文提出了一种用于修复soc中多个ram的基础架构IP (IIP)。所提出的IIP可以对多个记忆体进行并行测试,每次对一个记忆体进行串行诊断或修复。特别地,所提出的IIP可以执行各种冗余分析算法。我们实现了基于台积电0.18 μ m标准电池技术的四存储器IIP。实验结果表明,IIP的面积开销仅为4.6%左右
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New LCD Display Technology for High Performance with Low Cost-Shared Pixel Rendering Display A Low-Power and Compact Sigma-Delta Voice-band Codec in a 0.18-μm CMOS Technology A VLSI Layout Legalization Technique Based on a Graph Fixing Algorithm Modeling of Hi-Q Embedded Inductors for RF-SOP Applications Floorplanning Multiple Reticles for Multi-project Wafers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1