Design of an 8-bit neuron MOSFET A/D converter using subranging method

Dong-Chual Kang, Chang-Il Kim, Han Park, Sang-Bock Cho, Jong-Hwa Lee
{"title":"Design of an 8-bit neuron MOSFET A/D converter using subranging method","authors":"Dong-Chual Kang, Chang-Il Kim, Han Park, Sang-Bock Cho, Jong-Hwa Lee","doi":"10.1109/ICVC.1999.820993","DOIUrl":null,"url":null,"abstract":"An 8-bit subranging neuron MOSFET A/D converter circuit was designed and implemented. This neuron MOS A/D converter shows flexible operation and simple structure comparing with the common CMOS A/DC circuit. It is composed of two 4-bit A/D subconverters, 4-bit D/A subconverter, subtracter and 8-bit output latch, each subcircuit was simulated separately by using HSPICE.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"55 1","pages":"533-536"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820993","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

An 8-bit subranging neuron MOSFET A/D converter circuit was designed and implemented. This neuron MOS A/D converter shows flexible operation and simple structure comparing with the common CMOS A/DC circuit. It is composed of two 4-bit A/D subconverters, 4-bit D/A subconverter, subtracter and 8-bit output latch, each subcircuit was simulated separately by using HSPICE.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
8位神经元MOSFET A/D转换器的子置换设计
设计并实现了一个8位分位神经元MOSFET A/D转换电路。与普通的CMOS A/DC电路相比,该神经元MOS A/D转换器具有操作灵活、结构简单等优点。它由两个4位A/D子转换器、4位D/A子转换器、减法器和8位输出锁存器组成,每个子电路分别用HSPICE软件进行了仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Plasma induced charging damage on thin gate oxide A 1.25-GBaud CMOS transceiver with on-chip terminator and voltage mode driver for Gigabit Ethernet 1000Base-X A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors Comparison of the characteristics of tunneling oxide and tunneling ON for p-channel nano-crystal memory Double precharge TSPC for high-speed dual-modulus prescaler
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1