Interconnect technology: copper and low-k dielectrics

Hyeon-deok Lee
{"title":"Interconnect technology: copper and low-k dielectrics","authors":"Hyeon-deok Lee","doi":"10.1109/ICVC.1999.820875","DOIUrl":null,"url":null,"abstract":"Summary form only given, as follows. The interconnect system in ULSI has drawn greater attention nowadays than ever before. This is because the minimization of RC delay of interconnect has to be satisfied in order to achieve high performance of logic device in the GHz era. The major approach to lower RC delay has been directed toward integration of copper and low-k dielectric materials. In this paper, the current status of copper (barrier, seed, and electroplating) and low-k dielectric technologies and their integration issues are discussed.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"6 1","pages":"201-"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820875","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Summary form only given, as follows. The interconnect system in ULSI has drawn greater attention nowadays than ever before. This is because the minimization of RC delay of interconnect has to be satisfied in order to achieve high performance of logic device in the GHz era. The major approach to lower RC delay has been directed toward integration of copper and low-k dielectric materials. In this paper, the current status of copper (barrier, seed, and electroplating) and low-k dielectric technologies and their integration issues are discussed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
互连技术:铜和低k电介质
仅给出摘要形式,如下。互连系统在ULSI比以往任何时候都受到越来越多的关注。这是因为在GHz时代,为了实现逻辑器件的高性能,必须满足互连RC延迟的最小化。降低RC延迟的主要途径是铜和低k介电材料的集成。本文讨论了铜(屏障、种子和电镀)和低k介电介质技术的现状及其集成问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Plasma induced charging damage on thin gate oxide A 1.25-GBaud CMOS transceiver with on-chip terminator and voltage mode driver for Gigabit Ethernet 1000Base-X A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors Comparison of the characteristics of tunneling oxide and tunneling ON for p-channel nano-crystal memory Double precharge TSPC for high-speed dual-modulus prescaler
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1