Shallow trench isolation run-to-run control project at Infineon Technologies Richmond

P. Jowett, V. Morozov
{"title":"Shallow trench isolation run-to-run control project at Infineon Technologies Richmond","authors":"P. Jowett, V. Morozov","doi":"10.1109/ASMC.2002.1001584","DOIUrl":null,"url":null,"abstract":"A project was launched to improve Shallow Trench Isolation (STI) etch depth control on magnetically enhanced reactive ion etch (MERIE) chambers. The aim was to reduce the wafer-to-wafer depth variation. The cause of the wafer-to-wafer depth variation was found to be due to a number of factors, including: (a) Multiple chamber/platform of film deposition tools, (b) Multiple Film Thickness Metrology tools, (c) Multiple etch chamber/platform tools and (d) Multiple STI Depth metrology equipment. To account for these variations, a feedback Run-to-Run control loop has been developed. The algorithm utilizes pre-etch film thickness and post-etch STI depth metrology data to output a new etch time for a particular chamber in order to re-center the process. The challenges that where overcome with the Run-to-Run (R2R) algorithm included: (1) Filtering incoming data from possible \"flyers,\" (2) Accounting for uncertainties associated with different metrology tools and (3) Improving the robustness of the control algorithm. After implementation, in-silicon depth standard deviation was reduced to /spl sim/1/3 of its original value. SPC (statistical process control) parameters were also significantly improved.","PeriodicalId":64779,"journal":{"name":"半导体技术","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"半导体技术","FirstCategoryId":"1087","ListUrlMain":"https://doi.org/10.1109/ASMC.2002.1001584","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A project was launched to improve Shallow Trench Isolation (STI) etch depth control on magnetically enhanced reactive ion etch (MERIE) chambers. The aim was to reduce the wafer-to-wafer depth variation. The cause of the wafer-to-wafer depth variation was found to be due to a number of factors, including: (a) Multiple chamber/platform of film deposition tools, (b) Multiple Film Thickness Metrology tools, (c) Multiple etch chamber/platform tools and (d) Multiple STI Depth metrology equipment. To account for these variations, a feedback Run-to-Run control loop has been developed. The algorithm utilizes pre-etch film thickness and post-etch STI depth metrology data to output a new etch time for a particular chamber in order to re-center the process. The challenges that where overcome with the Run-to-Run (R2R) algorithm included: (1) Filtering incoming data from possible "flyers," (2) Accounting for uncertainties associated with different metrology tools and (3) Improving the robustness of the control algorithm. After implementation, in-silicon depth standard deviation was reduced to /spl sim/1/3 of its original value. SPC (statistical process control) parameters were also significantly improved.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
列治文英飞凌技术公司的浅沟隔离运行控制项目
启动了一个项目,以改善磁增强反应离子蚀刻(MERIE)室的浅沟隔离(STI)蚀刻深度控制。其目的是减少晶圆与晶圆之间的深度差异。晶圆与晶圆之间深度差异的原因被发现是由许多因素造成的,包括:(a)多个膜沉积工具的多室/平台,(b)多个膜厚度测量工具,(c)多个蚀刻室/平台工具和(d)多个STI深度测量设备。为了解释这些变化,已经开发了一个反馈的运行到运行控制回路。该算法利用预蚀刻膜厚度和后蚀刻STI深度计量数据输出一个新的蚀刻时间为一个特定的腔室,以便重新中心的过程。Run-to-Run (R2R)算法克服的挑战包括:(1)从可能的“传单”中过滤传入数据,(2)考虑与不同计量工具相关的不确定性,(3)提高控制算法的鲁棒性。实施后,硅内深度标准差降至原值的/spl sim/1/3。统计过程控制(SPC)参数也有显著改善。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
8436
期刊最新文献
A manufacturable shallow trench isolation process for sub-0.2 um DRAM technologies Ultra-dilute silicon wafer clean chemistry for fabrication of RF microwave devices Planarization yield limiters for wafer-scale 3D ICs Statistical modeling and analysis of wafer test fail counts An approach for improving yield with intentional defects
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1