Accurate evaluation of gate delay for low-power and high-density 0.18 /spl mu/m CMOSFET technology

Myoung-Kyu Park, H. Lee, M. Jang, Jun-Hyeok Choi, D. Kang, J. Hwang
{"title":"Accurate evaluation of gate delay for low-power and high-density 0.18 /spl mu/m CMOSFET technology","authors":"Myoung-Kyu Park, H. Lee, M. Jang, Jun-Hyeok Choi, D. Kang, J. Hwang","doi":"10.1109/ICVC.1999.820953","DOIUrl":null,"url":null,"abstract":"The gate delay of ring oscillators in high V/sub T/ CMOSFET technology is characterized with respect to various channel widths (0.72 /spl mu/m-10 /spl mu/m). An expression for gate delay including the channel-width independent capacitance components is derived and compared with experimental results. Substantial increase of gate delay in the narrow channel width region is found due to channel width independent capacitance components which are inherent to transistors. Although the channel width independent capacitance is negligible in wide channel width, gate delay of narrow channel width (/spl les/1 /spl mu/m) ring oscillator increased more than 20% compared with 5 /spl mu/m channel width ring oscillator.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"56 1","pages":"427-429"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820953","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The gate delay of ring oscillators in high V/sub T/ CMOSFET technology is characterized with respect to various channel widths (0.72 /spl mu/m-10 /spl mu/m). An expression for gate delay including the channel-width independent capacitance components is derived and compared with experimental results. Substantial increase of gate delay in the narrow channel width region is found due to channel width independent capacitance components which are inherent to transistors. Although the channel width independent capacitance is negligible in wide channel width, gate delay of narrow channel width (/spl les/1 /spl mu/m) ring oscillator increased more than 20% compared with 5 /spl mu/m channel width ring oscillator.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低功耗高密度0.18 /spl mu/m CMOSFET技术栅极延迟的精确评估
在高V/sub / CMOSFET技术中,环形振荡器的栅极延迟随通道宽度(0.72 /spl mu/m-10 /spl mu/m)的变化而变化。推导了包含与通道宽度无关的电容分量的栅极延迟表达式,并与实验结果进行了比较。由于晶体管固有的与通道宽度无关的电容元件,在窄通道宽度区域栅极延迟显著增加。尽管在宽通道宽度下,通道宽度无关电容可以忽略不计,但窄通道宽度(/spl les/1 /spl mu/m)环形振荡器的栅极延迟比5 /spl mu/m通道宽度环形振荡器的栅极延迟增加了20%以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Plasma induced charging damage on thin gate oxide A 1.25-GBaud CMOS transceiver with on-chip terminator and voltage mode driver for Gigabit Ethernet 1000Base-X A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors Comparison of the characteristics of tunneling oxide and tunneling ON for p-channel nano-crystal memory Double precharge TSPC for high-speed dual-modulus prescaler
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1