High performance strained Germanium Gate All Around p-channel devices with excellent electrostatic control for sub-Jtlnm LG

E. Capogreco, H. Arimura, L. Witters, A. Vohra, C. Porret, R. Loo, A. De Keersgieter, E. Dupuy, D. Marinov, A. Hikavyy, F. Sebaai, G. Mannaert, L. Ragnarsson, Y. Siew, C. Vrancken, A. Opdebeeck, J. Mitard, R. Langer, E. Sanchez, F. Holstetns, S. Demuynck, K. Barla, V. De Heyn, D. Mocuta, N. Collaert, N. Horiguchi
{"title":"High performance strained Germanium Gate All Around p-channel devices with excellent electrostatic control for sub-Jtlnm LG","authors":"E. Capogreco, H. Arimura, L. Witters, A. Vohra, C. Porret, R. Loo, A. De Keersgieter, E. Dupuy, D. Marinov, A. Hikavyy, F. Sebaai, G. Mannaert, L. Ragnarsson, Y. Siew, C. Vrancken, A. Opdebeeck, J. Mitard, R. Langer, E. Sanchez, F. Holstetns, S. Demuynck, K. Barla, V. De Heyn, D. Mocuta, N. Collaert, N. Horiguchi","doi":"10.23919/VLSIT.2019.8776558","DOIUrl":null,"url":null,"abstract":"This paper demonstrates high performance strained p-type double stacked Ge Gate-AlI-Around (GAA) devices at significantly reduced gate lengths $(\\text{L}_{\\text{G}}\\sim 25\\text{nm})$ compared to our previous work. Excellent electrostatic control is maintained down to $\\text{L}_{\\text{G}}=25$ nm by using extension-less scheme, while the performance is kept by appropriate spacer scaling and implementation of highly B-doped Ge or GeSn as source/drain (S/D) material.","PeriodicalId":6752,"journal":{"name":"2019 Symposium on VLSI Technology","volume":"43 1","pages":"T94-T95"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIT.2019.8776558","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

This paper demonstrates high performance strained p-type double stacked Ge Gate-AlI-Around (GAA) devices at significantly reduced gate lengths $(\text{L}_{\text{G}}\sim 25\text{nm})$ compared to our previous work. Excellent electrostatic control is maintained down to $\text{L}_{\text{G}}=25$ nm by using extension-less scheme, while the performance is kept by appropriate spacer scaling and implementation of highly B-doped Ge or GeSn as source/drain (S/D) material.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于亚jtlnm LG的高性能应变锗栅极全环p沟道器件,具有优异的静电控制性能
本文展示了高性能的张力p型双堆叠Ge gate - ali - around (GAA)器件,与我们之前的工作相比,栅极长度$(\text{L}_{\text{G}}\sim 25\text{nm})$显著减少。通过采用无扩展方案,在$\text{L}_{\text{G}}=25$ nm的范围内保持良好的静电控制,同时通过适当的间隔缩放和采用高b掺杂的Ge或GeSn作为源/漏极(S/D)材料来保持性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Economics of semiconductor scaling - a cost analysis for advanced technology node Transient Negative Capacitance as Cause of Reverse Drain-induced Barrier Lowering and Negative Differential Resistance in Ferroelectric FETs Confined PCM-based Analog Synaptic Devices offering Low Resistance-drift and 1000 Programmable States for Deep Learning High Performance Heterogeneous Integration on Fan-out RDL Interposer Technology challenges and enablers to extend Cu metallization to beyond 7 nm node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1