采用157nm光刻技术的70nm工艺节点抗蚀图案转移新工艺

S. Miyoshi, T. Furukawa, H. Watanabe, S. Irie, T. Itani
{"title":"采用157nm光刻技术的70nm工艺节点抗蚀图案转移新工艺","authors":"S. Miyoshi, T. Furukawa, H. Watanabe, S. Irie, T. Itani","doi":"10.1109/VLSIT.2002.1015451","DOIUrl":null,"url":null,"abstract":"A novel resist pattern transfer process for the 70 nm technology node is presented using 157-nm lithography. By using newly developed 157-nm resists and a 157-nm microstepper (NA=0.60), sub-100 nm resist patterns are fabricated. Three types of structures are presented for the pattern transfer process. Two of these are hard mask (HM) processes. and the other is a bi-layer process using Si-containing resist. For all these structures, the underlayers of resist work well as anti-reflecting layers. By optimizing the RIE gas conditions, resist patterns are successfully transferred to the underlayer. Using the HM as an etching mask, sub-100 nm gate patterns are fabricated.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"87 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Novel resist pattern transfer process for 70 nm technology node using 157-nm lithography\",\"authors\":\"S. Miyoshi, T. Furukawa, H. Watanabe, S. Irie, T. Itani\",\"doi\":\"10.1109/VLSIT.2002.1015451\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel resist pattern transfer process for the 70 nm technology node is presented using 157-nm lithography. By using newly developed 157-nm resists and a 157-nm microstepper (NA=0.60), sub-100 nm resist patterns are fabricated. Three types of structures are presented for the pattern transfer process. Two of these are hard mask (HM) processes. and the other is a bi-layer process using Si-containing resist. For all these structures, the underlayers of resist work well as anti-reflecting layers. By optimizing the RIE gas conditions, resist patterns are successfully transferred to the underlayer. Using the HM as an etching mask, sub-100 nm gate patterns are fabricated.\",\"PeriodicalId\":103040,\"journal\":{\"name\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"volume\":\"87 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2002.1015451\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015451","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

提出了一种基于157nm光刻技术的70nm节点抗蚀图案转移新工艺。利用新开发的157nm抗蚀剂和157nm微步进(NA=0.60),制备了亚100nm的抗蚀剂图案。提出了图案传递过程的三种类型的结构。其中两个是硬掩模(HM)过程。另一种是采用含硅抗蚀剂的双层工艺。对于所有这些结构,抗蚀剂的底层作为抗反射层工作得很好。通过优化RIE气体条件,阻蚀图案成功地转移到底层。利用HM作为蚀刻掩模,制备了亚100nm栅极图样。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Novel resist pattern transfer process for 70 nm technology node using 157-nm lithography
A novel resist pattern transfer process for the 70 nm technology node is presented using 157-nm lithography. By using newly developed 157-nm resists and a 157-nm microstepper (NA=0.60), sub-100 nm resist patterns are fabricated. Three types of structures are presented for the pattern transfer process. Two of these are hard mask (HM) processes. and the other is a bi-layer process using Si-containing resist. For all these structures, the underlayers of resist work well as anti-reflecting layers. By optimizing the RIE gas conditions, resist patterns are successfully transferred to the underlayer. Using the HM as an etching mask, sub-100 nm gate patterns are fabricated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Vertical pass transistor design for sub-100 nm DRAM technologies Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs Effect of in-situ nitrogen doping into MOCVD-grown Al/sub 2/O/sub 3/ to improve electrical characteristics of MOSFETs with polysilicon gate 110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFETs on [110] surface-oriented Si substrate Thermal stability and scalability of Zr-aluminate-based high-k gate stacks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1