光刻引起的扩散电阻系统失配

S. Hausser, S. Majoni, H. Schligtenhorst, G. Kolwe
{"title":"光刻引起的扩散电阻系统失配","authors":"S. Hausser, S. Majoni, H. Schligtenhorst, G. Kolwe","doi":"10.1109/ICMTS.2002.1193204","DOIUrl":null,"url":null,"abstract":"During the qualification of a 0.35/spl mu/m CMOS process, it was observed that diffusion resistors showed a systematic mismatch, depending on the position on the wafer. The mismatch increased from the center of the wafer to the outer regions. Various experiments showed that the mismatch was caused by spinning the wafer during the resist development process. Changing this process eliminated the systematic diffusion resistor mismatch.","PeriodicalId":188074,"journal":{"name":"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-04-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Systematic mismatch in diffusion resistors caused by photolithography\",\"authors\":\"S. Hausser, S. Majoni, H. Schligtenhorst, G. Kolwe\",\"doi\":\"10.1109/ICMTS.2002.1193204\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"During the qualification of a 0.35/spl mu/m CMOS process, it was observed that diffusion resistors showed a systematic mismatch, depending on the position on the wafer. The mismatch increased from the center of the wafer to the outer regions. Various experiments showed that the mismatch was caused by spinning the wafer during the resist development process. Changing this process eliminated the systematic diffusion resistor mismatch.\",\"PeriodicalId\":188074,\"journal\":{\"name\":\"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-04-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMTS.2002.1193204\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2002.1193204","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

在0.35/spl mu/m CMOS工艺的鉴定过程中,观察到扩散电阻在晶圆上的位置不同,呈现出系统性的不匹配。这种不匹配从晶圆中心向外围区域增加。各种实验表明,这种不匹配是由于在抗蚀剂显影过程中旋转晶圆造成的。改变这一过程消除了系统扩散电阻失配。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Systematic mismatch in diffusion resistors caused by photolithography
During the qualification of a 0.35/spl mu/m CMOS process, it was observed that diffusion resistors showed a systematic mismatch, depending on the position on the wafer. The mismatch increased from the center of the wafer to the outer regions. Various experiments showed that the mismatch was caused by spinning the wafer during the resist development process. Changing this process eliminated the systematic diffusion resistor mismatch.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Passive multiplexer test structure for fast and accurate contact and via fail rate evaluation Useful numerical techniques for compact modeling CV doping profiling of boron out-diffusion using an abrupt and highly doped arsenic buried epilayer Logic characterization vehicle to determine process variation impact on yield and performance of digital circuits A consistent and scalable PSPICE HFET-Model for DC- and S-parameter-simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1