{"title":"休眠晶体管的上电电流控制实现","authors":"D. Howard, K. Shi","doi":"10.1109/VDAT.2006.258174","DOIUrl":null,"url":null,"abstract":"Various current control techniques are described to limit current surge when sleep transistor are turned on to power a design. Advantages and disadvantages in the techniques are also discussed. The trade-off consideration on power-on latency adds more challenges in the current control in sleep transistor implementations which is addressed in the paper","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"84 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Power-On Current Control In Sleep Transistor Implementations\",\"authors\":\"D. Howard, K. Shi\",\"doi\":\"10.1109/VDAT.2006.258174\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Various current control techniques are described to limit current surge when sleep transistor are turned on to power a design. Advantages and disadvantages in the techniques are also discussed. The trade-off consideration on power-on latency adds more challenges in the current control in sleep transistor implementations which is addressed in the paper\",\"PeriodicalId\":356198,\"journal\":{\"name\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"84 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2006.258174\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258174","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Power-On Current Control In Sleep Transistor Implementations
Various current control techniques are described to limit current surge when sleep transistor are turned on to power a design. Advantages and disadvantages in the techniques are also discussed. The trade-off consideration on power-on latency adds more challenges in the current control in sleep transistor implementations which is addressed in the paper