自适应3.125Gbps同轴电缆均衡器

J. Lu, Chi-Lun Luo, Shen-Iuan Liu
{"title":"自适应3.125Gbps同轴电缆均衡器","authors":"J. Lu, Chi-Lun Luo, Shen-Iuan Liu","doi":"10.1109/VDAT.2006.258164","DOIUrl":null,"url":null,"abstract":"In this paper, an adaptive 3.125Gbps coaxial cable equalizer is realized in a 0.18-mum CMOS technology. For the length of 15m and 20m Belden 8219 cables, the signal attenuation are -12dB and -16dB, respectively, at 1.5625GHz. Due to the signal attenuation after passing through the coaxial cable, this adaptive 3.125Gbps coaxial cable equalizer compensates the broadband loss to be adaptive to different length of the cables. The core circuit excluding output buffers dissipates only 14.8mW from a 1.8V supply with output swing up to 400mV p-p. The core circuit occupies 0.5times0.63mm2 and the measured timing jitter for a cable of 20m is less than 0.25UI","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"37 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"An Adaptive 3.125Gbps Coaxial Cable Equalizer\",\"authors\":\"J. Lu, Chi-Lun Luo, Shen-Iuan Liu\",\"doi\":\"10.1109/VDAT.2006.258164\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an adaptive 3.125Gbps coaxial cable equalizer is realized in a 0.18-mum CMOS technology. For the length of 15m and 20m Belden 8219 cables, the signal attenuation are -12dB and -16dB, respectively, at 1.5625GHz. Due to the signal attenuation after passing through the coaxial cable, this adaptive 3.125Gbps coaxial cable equalizer compensates the broadband loss to be adaptive to different length of the cables. The core circuit excluding output buffers dissipates only 14.8mW from a 1.8V supply with output swing up to 400mV p-p. The core circuit occupies 0.5times0.63mm2 and the measured timing jitter for a cable of 20m is less than 0.25UI\",\"PeriodicalId\":356198,\"journal\":{\"name\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"37 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2006.258164\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文采用0.18 μ m CMOS技术实现了一种自适应3.125Gbps同轴电缆均衡器。对于长度为15m和20m的Belden 8219电缆,在1.5625GHz处信号衰减分别为-12dB和-16dB。由于信号经过同轴电缆后会衰减,该自适应3.125Gbps同轴电缆均衡器补偿了宽带损耗,可以适应不同长度的电缆。不包括输出缓冲器的核心电路仅从输出摆幅高达400mV p-p的1.8V电源中耗散14.8mW。芯电路占用0.5 × 0.63mm2,测量20m电缆的定时抖动小于0.25UI
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An Adaptive 3.125Gbps Coaxial Cable Equalizer
In this paper, an adaptive 3.125Gbps coaxial cable equalizer is realized in a 0.18-mum CMOS technology. For the length of 15m and 20m Belden 8219 cables, the signal attenuation are -12dB and -16dB, respectively, at 1.5625GHz. Due to the signal attenuation after passing through the coaxial cable, this adaptive 3.125Gbps coaxial cable equalizer compensates the broadband loss to be adaptive to different length of the cables. The core circuit excluding output buffers dissipates only 14.8mW from a 1.8V supply with output swing up to 400mV p-p. The core circuit occupies 0.5times0.63mm2 and the measured timing jitter for a cable of 20m is less than 0.25UI
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New LCD Display Technology for High Performance with Low Cost-Shared Pixel Rendering Display A Low-Power and Compact Sigma-Delta Voice-band Codec in a 0.18-μm CMOS Technology A VLSI Layout Legalization Technique Based on a Graph Fixing Algorithm Modeling of Hi-Q Embedded Inductors for RF-SOP Applications Floorplanning Multiple Reticles for Multi-project Wafers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1