58nm沟槽DRAM技术

2006 International Electron Devices Meeting Pub Date : 2006-12-01 DOI:10.1109/IEDM.2006.346848

T. Tran, R. Weis, A. Sieck, T. Hecht, G. Aichmayr, M. Goldbach, P.-F. Wang, A. Thies, G. Wedler, J. Nuetzel, D. Wu, C. Eckl, R. Duschl, T.-M. Kuo, Ying-Tse Chiang, W. Mueller

{"title":"58nm沟槽DRAM技术","authors":"T. Tran, R. Weis, A. Sieck, T. Hecht, G. Aichmayr, M. Goldbach, P.-F. Wang, A. Thies, G. Wedler, J. Nuetzel, D. Wu, C. Eckl, R. Duschl, T.-M. Kuo, Ying-Tse Chiang, W. Mueller","doi":"10.1109/IEDM.2006.346848","DOIUrl":null,"url":null,"abstract":"The authors present for the first time the full integration scheme and 512Mb product data for a trench DRAM technology targeting the 58nm node. The key technology enablers such as an extended U-shape cell device (EUD), high performance support devices, trench capacitor with metal-insulator-silicon (MIS)/high-k dielectric and metal-in-collar (MIC), and low-k inter-level dielectric (ILD) are demonstrated","PeriodicalId":366359,"journal":{"name":"2006 International Electron Devices Meeting","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 58nm Trench DRAM Technology\",\"authors\":\"T. Tran, R. Weis, A. Sieck, T. Hecht, G. Aichmayr, M. Goldbach, P.-F. Wang, A. Thies, G. Wedler, J. Nuetzel, D. Wu, C. Eckl, R. Duschl, T.-M. Kuo, Ying-Tse Chiang, W. Mueller\",\"doi\":\"10.1109/IEDM.2006.346848\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors present for the first time the full integration scheme and 512Mb product data for a trench DRAM technology targeting the 58nm node. The key technology enablers such as an extended U-shape cell device (EUD), high performance support devices, trench capacitor with metal-insulator-silicon (MIS)/high-k dielectric and metal-in-collar (MIC), and low-k inter-level dielectric (ILD) are demonstrated\",\"PeriodicalId\":366359,\"journal\":{\"name\":\"2006 International Electron Devices Meeting\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2006.346848\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2006.346848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

作者首次提出了针对58nm节点的沟槽DRAM技术的完整集成方案和512Mb产品数据。演示了扩展u形电池器件(EUD)、高性能支撑器件、金属-绝缘体-硅(MIS)/高k介电介质和金属嵌环(MIC)的沟槽电容器以及低k间层介电介质(ILD)等关键技术

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 58nm Trench DRAM Technology

The authors present for the first time the full integration scheme and 512Mb product data for a trench DRAM technology targeting the 58nm node. The key technology enablers such as an extended U-shape cell device (EUD), high performance support devices, trench capacitor with metal-insulator-silicon (MIS)/high-k dielectric and metal-in-collar (MIC), and low-k inter-level dielectric (ILD) are demonstrated

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 International Electron Devices Meeting

自引率

0.00%

发文量

期刊最新文献

Plenary Session High Density 3-D Integration Technology for Massively Parallel Signal Processing in Advanced Infrared Focal Plane Array Sensors 1.5 μm Emission from a Silicon MOS-LED Based on a Dislocation Network 1T MEMS Memory Based on Suspended Gate MOSFET Ultra High-speed Novel Bulk Thyristor-SRAM (BT-RAM) Cell with Selective Epitaxy Anode (SEA)