新型高离子、低Vdd、恒SS的SiGe/Si线隧穿效应晶体管

S. Blaeser, S. Glass, C. Schulte-Braucks, K. Narimani, N. V. D. Driesch, S. Wirths, A. Tiedemann, S. Trellenkamp, D. Buca, Q. Zhao, S. Mantl
{"title":"新型高离子、低Vdd、恒SS的SiGe/Si线隧穿效应晶体管","authors":"S. Blaeser, S. Glass, C. Schulte-Braucks, K. Narimani, N. V. D. Driesch, S. Wirths, A. Tiedemann, S. Trellenkamp, D. Buca, Q. Zhao, S. Mantl","doi":"10.1109/IEDM.2015.7409757","DOIUrl":null,"url":null,"abstract":"This paper presents a novel SiGe/Si tunneling field-effect transistor (TFET) which exploits line tunneling parallel with the gate electric field. The device makes use of selective and self-adjusted silicidation and a counter doped pocket within the SiGe layer at the source tunnel junction, resulting in a high on-current Ion = 6.7 μA/μm at a supply voltage VDD = -0.5 V and a constant subthreshold swing (SS) of about 80 mV/dec over four orders of magnitude of drain-current Id.","PeriodicalId":336637,"journal":{"name":"2015 IEEE International Electron Devices Meeting (IEDM)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"45","resultStr":"{\"title\":\"Novel SiGe/Si line tunneling TFET with high Ion at low Vdd and constant SS\",\"authors\":\"S. Blaeser, S. Glass, C. Schulte-Braucks, K. Narimani, N. V. D. Driesch, S. Wirths, A. Tiedemann, S. Trellenkamp, D. Buca, Q. Zhao, S. Mantl\",\"doi\":\"10.1109/IEDM.2015.7409757\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel SiGe/Si tunneling field-effect transistor (TFET) which exploits line tunneling parallel with the gate electric field. The device makes use of selective and self-adjusted silicidation and a counter doped pocket within the SiGe layer at the source tunnel junction, resulting in a high on-current Ion = 6.7 μA/μm at a supply voltage VDD = -0.5 V and a constant subthreshold swing (SS) of about 80 mV/dec over four orders of magnitude of drain-current Id.\",\"PeriodicalId\":336637,\"journal\":{\"name\":\"2015 IEEE International Electron Devices Meeting (IEDM)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"45\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE International Electron Devices Meeting (IEDM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2015.7409757\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2015.7409757","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 45

摘要

本文提出了一种新型的SiGe/Si隧道场效应晶体管(TFET),该晶体管利用与栅极电场平行的线隧穿效应。该器件利用选择性自调节硅化和源隧道结SiGe层内的反掺杂孔,在电源电压VDD = -0.5 V时产生6.7 μA/μm的高导通电流,并在漏极电流Id的4个数量级上产生约80 mV/dec的恒定亚阈值摆幅(SS)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Novel SiGe/Si line tunneling TFET with high Ion at low Vdd and constant SS
This paper presents a novel SiGe/Si tunneling field-effect transistor (TFET) which exploits line tunneling parallel with the gate electric field. The device makes use of selective and self-adjusted silicidation and a counter doped pocket within the SiGe layer at the source tunnel junction, resulting in a high on-current Ion = 6.7 μA/μm at a supply voltage VDD = -0.5 V and a constant subthreshold swing (SS) of about 80 mV/dec over four orders of magnitude of drain-current Id.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Investigation of the potentialities of Vertical Resistive RAM (VRRAM) for neuromorphic applications Hot carrier aging and its variation under use-bias: Kinetics, prediction, impact on Vdd and SRAM Robust and compact key generator using physically unclonable function based on logic-transistor-compatible poly-crystalline-Si channel FinFET technology High performance dual-gate ISFET with non-ideal effect reduction schemes in a SOI-CMOS bioelectrical SoC Physics-based compact modeling framework for state-of-the-art and emerging STT-MRAM technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1