D. Sangani, J. Diaz-Fortuny, E. Bury, B. Kaczer, G. Gielen
{"title":"迁移率退化在28纳米块体CMOS技术中bti诱导的RO老化中的作用:(学生论文)","authors":"D. Sangani, J. Diaz-Fortuny, E. Bury, B. Kaczer, G. Gielen","doi":"10.1109/IRPS48203.2023.10118026","DOIUrl":null,"url":null,"abstract":"Shrinking reliability margins have created an increasing demand for circuit aging simulations, which enable product reliability assessment pre-production. Physical Design Kits (PDKs) of modern technologies have started to include compact models for transistor degradation mechanisms along with a dedicated reliability simulation framework. In this work, we present a study of the commercial aging models in a 28-nm CMOS technology from a designer perspective by comparison of the simulations with extensive measurement data at the device and the circuit level (ring oscillators). Moreover, using our custom table model compiled from our device-level measurement data, we model the BTI-driven component of circuit-level degradation and provide convincing evidence that mobility degradation due to NBTI plays an important role in the circuit aging phenomenon, thus emphasizing its need in SPICE-level NBTI models.","PeriodicalId":159030,"journal":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The Role of Mobility Degradation in the BTI-Induced RO Aging in a 28-nm Bulk CMOS Technology: (Student paper)\",\"authors\":\"D. Sangani, J. Diaz-Fortuny, E. Bury, B. Kaczer, G. Gielen\",\"doi\":\"10.1109/IRPS48203.2023.10118026\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Shrinking reliability margins have created an increasing demand for circuit aging simulations, which enable product reliability assessment pre-production. Physical Design Kits (PDKs) of modern technologies have started to include compact models for transistor degradation mechanisms along with a dedicated reliability simulation framework. In this work, we present a study of the commercial aging models in a 28-nm CMOS technology from a designer perspective by comparison of the simulations with extensive measurement data at the device and the circuit level (ring oscillators). Moreover, using our custom table model compiled from our device-level measurement data, we model the BTI-driven component of circuit-level degradation and provide convincing evidence that mobility degradation due to NBTI plays an important role in the circuit aging phenomenon, thus emphasizing its need in SPICE-level NBTI models.\",\"PeriodicalId\":159030,\"journal\":{\"name\":\"2023 IEEE International Reliability Physics Symposium (IRPS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE International Reliability Physics Symposium (IRPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRPS48203.2023.10118026\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS48203.2023.10118026","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The Role of Mobility Degradation in the BTI-Induced RO Aging in a 28-nm Bulk CMOS Technology: (Student paper)
Shrinking reliability margins have created an increasing demand for circuit aging simulations, which enable product reliability assessment pre-production. Physical Design Kits (PDKs) of modern technologies have started to include compact models for transistor degradation mechanisms along with a dedicated reliability simulation framework. In this work, we present a study of the commercial aging models in a 28-nm CMOS technology from a designer perspective by comparison of the simulations with extensive measurement data at the device and the circuit level (ring oscillators). Moreover, using our custom table model compiled from our device-level measurement data, we model the BTI-driven component of circuit-level degradation and provide convincing evidence that mobility degradation due to NBTI plays an important role in the circuit aging phenomenon, thus emphasizing its need in SPICE-level NBTI models.