T. Ohnakado, A. Furukawa, M. Ono, E. Taniguchi, S. Yamakawa, K. Nishikawa, T. Murakami, Y. Hashizume, K. Sugahara, T. Oomori
{"title":"采用0.18 /spl mu/m CMOS工艺的新型耗尽层扩展晶体管(DETs), 1.4 dB插入损耗,5 GHz发射/接收开关","authors":"T. Ohnakado, A. Furukawa, M. Ono, E. Taniguchi, S. Yamakawa, K. Nishikawa, T. Murakami, Y. Hashizume, K. Sugahara, T. Oomori","doi":"10.1109/VLSIT.2002.1015434","DOIUrl":null,"url":null,"abstract":"A novel depletion-layer-extended transistor (DET) for the RF switch circuit is proposed in a CMOS process, which significantly reduces junction capacitance and increases GND-path resistance in the Si-substrate, with new impurity profiling. This transistor can be simultaneously formed with the conventional transistor with the addition of only one mask-step. By utilizing the DETs, a low 1.4 dB insertion-loss, 5 GHz transmit/receive switch in a 0.18 /spl mu/m CMOS process is realized.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A 1.4 dB insertion-loss, 5 GHz transmit/receive switch utilizing novel depletion-layer-extended transistors (DETs) in 0.18 /spl mu/m CMOS process\",\"authors\":\"T. Ohnakado, A. Furukawa, M. Ono, E. Taniguchi, S. Yamakawa, K. Nishikawa, T. Murakami, Y. Hashizume, K. Sugahara, T. Oomori\",\"doi\":\"10.1109/VLSIT.2002.1015434\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel depletion-layer-extended transistor (DET) for the RF switch circuit is proposed in a CMOS process, which significantly reduces junction capacitance and increases GND-path resistance in the Si-substrate, with new impurity profiling. This transistor can be simultaneously formed with the conventional transistor with the addition of only one mask-step. By utilizing the DETs, a low 1.4 dB insertion-loss, 5 GHz transmit/receive switch in a 0.18 /spl mu/m CMOS process is realized.\",\"PeriodicalId\":103040,\"journal\":{\"name\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2002.1015434\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015434","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 1.4 dB insertion-loss, 5 GHz transmit/receive switch utilizing novel depletion-layer-extended transistors (DETs) in 0.18 /spl mu/m CMOS process
A novel depletion-layer-extended transistor (DET) for the RF switch circuit is proposed in a CMOS process, which significantly reduces junction capacitance and increases GND-path resistance in the Si-substrate, with new impurity profiling. This transistor can be simultaneously formed with the conventional transistor with the addition of only one mask-step. By utilizing the DETs, a low 1.4 dB insertion-loss, 5 GHz transmit/receive switch in a 0.18 /spl mu/m CMOS process is realized.