一种采用移电平技术的1.5V电流型运算放大器

S. Heng, C. Pham
{"title":"一种采用移电平技术的1.5V电流型运算放大器","authors":"S. Heng, C. Pham","doi":"10.1109/VDAT.2006.258176","DOIUrl":null,"url":null,"abstract":"A low-voltage and low-power consumption of current-mode operational amplifier designed with level shifter technique is presented. This simple integrator is built up with only 9 typical MOSFETs and 2 bias current sources. To minimize the influence of common-mode signal and noise to the signal processing, the differential structure is applied. As the result of simulation, it has been confirmed that the proposed circuit works as integrator in the frequency range 0-1.6MHz at 1.5V supply voltage and consumed DC power at maximum 8.85muW with 1.2mum double-poly CMOS process","PeriodicalId":356198,"journal":{"name":"2006 International Symposium on VLSI Design, Automation and Test","volume":"66 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 1.5V Current-Mode Operational Amplifier Using Level Shifter Technique\",\"authors\":\"S. Heng, C. Pham\",\"doi\":\"10.1109/VDAT.2006.258176\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low-voltage and low-power consumption of current-mode operational amplifier designed with level shifter technique is presented. This simple integrator is built up with only 9 typical MOSFETs and 2 bias current sources. To minimize the influence of common-mode signal and noise to the signal processing, the differential structure is applied. As the result of simulation, it has been confirmed that the proposed circuit works as integrator in the frequency range 0-1.6MHz at 1.5V supply voltage and consumed DC power at maximum 8.85muW with 1.2mum double-poly CMOS process\",\"PeriodicalId\":356198,\"journal\":{\"name\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"66 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2006.258176\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2006.258176","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种采用移电平技术设计的低压低功耗电流型运算放大器。这个简单的积分器仅由9个典型的mosfet和2个偏置电流源组成。为了减小共模信号和噪声对信号处理的影响,采用了差分结构。仿真结果表明,该电路在1.5V电源电压下可作为0-1.6MHz频率范围内的积分器,采用1.2mum双聚CMOS工艺,最大直流功耗为8.85muW
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 1.5V Current-Mode Operational Amplifier Using Level Shifter Technique
A low-voltage and low-power consumption of current-mode operational amplifier designed with level shifter technique is presented. This simple integrator is built up with only 9 typical MOSFETs and 2 bias current sources. To minimize the influence of common-mode signal and noise to the signal processing, the differential structure is applied. As the result of simulation, it has been confirmed that the proposed circuit works as integrator in the frequency range 0-1.6MHz at 1.5V supply voltage and consumed DC power at maximum 8.85muW with 1.2mum double-poly CMOS process
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New LCD Display Technology for High Performance with Low Cost-Shared Pixel Rendering Display A Low-Power and Compact Sigma-Delta Voice-band Codec in a 0.18-μm CMOS Technology A VLSI Layout Legalization Technique Based on a Graph Fixing Algorithm Modeling of Hi-Q Embedded Inductors for RF-SOP Applications Floorplanning Multiple Reticles for Multi-project Wafers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1