一种新型的氮注入双层硅化钴制程

K. Itonaga, K. Eriguchi, I. Miyanaga, A. Kajiya, M. Ogura, T. Tsutsumi, H. Sayama, H. Oda, T. Eimori, H. Morimoto
{"title":"一种新型的氮注入双层硅化钴制程","authors":"K. Itonaga, K. Eriguchi, I. Miyanaga, A. Kajiya, M. Ogura, T. Tsutsumi, H. Sayama, H. Oda, T. Eimori, H. Morimoto","doi":"10.1109/VLSIT.2002.1015424","DOIUrl":null,"url":null,"abstract":"We propose the \"bi-layer\" CoSi/sub 2/ structure with smaller grain size, which realizes low sheet resistance for 35 nm gate length as well as low junction leakage current for 100 nm junction depth for the first time. The formation of the bi-layer CoSi/sub 2/ structure is successfully controlled by the N/sub 2/ ion implantation with low energy and high dosage, and enables us to manufacture sub-50 nm CMOS devices.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A novel bi-layer cobalt silicide process with nitrogen implantation for sub-50 nm CMOS and beyond\",\"authors\":\"K. Itonaga, K. Eriguchi, I. Miyanaga, A. Kajiya, M. Ogura, T. Tsutsumi, H. Sayama, H. Oda, T. Eimori, H. Morimoto\",\"doi\":\"10.1109/VLSIT.2002.1015424\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose the \\\"bi-layer\\\" CoSi/sub 2/ structure with smaller grain size, which realizes low sheet resistance for 35 nm gate length as well as low junction leakage current for 100 nm junction depth for the first time. The formation of the bi-layer CoSi/sub 2/ structure is successfully controlled by the N/sub 2/ ion implantation with low energy and high dosage, and enables us to manufacture sub-50 nm CMOS devices.\",\"PeriodicalId\":103040,\"journal\":{\"name\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2002.1015424\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2002.1015424","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

我们首次提出了更小晶粒尺寸的“双层”CoSi/sub 2/结构,实现了35 nm栅长下的低片阻和100 nm结深下的低结漏电流。通过低能量、高剂量的N/sub - 2/离子注入,成功地控制了双层CoSi/sub - 2/结构的形成,使我们能够制造出低于50 nm的CMOS器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A novel bi-layer cobalt silicide process with nitrogen implantation for sub-50 nm CMOS and beyond
We propose the "bi-layer" CoSi/sub 2/ structure with smaller grain size, which realizes low sheet resistance for 35 nm gate length as well as low junction leakage current for 100 nm junction depth for the first time. The formation of the bi-layer CoSi/sub 2/ structure is successfully controlled by the N/sub 2/ ion implantation with low energy and high dosage, and enables us to manufacture sub-50 nm CMOS devices.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Vertical pass transistor design for sub-100 nm DRAM technologies Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs Effect of in-situ nitrogen doping into MOCVD-grown Al/sub 2/O/sub 3/ to improve electrical characteristics of MOSFETs with polysilicon gate 110 GHz cutoff frequency of ultra-thin gate oxide p-MOSFETs on [110] surface-oriented Si substrate Thermal stability and scalability of Zr-aluminate-based high-k gate stacks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1