7nm以上全对准通孔集成的金属湿凹槽挑战和解决方案

B. Peethala, D. Sil, B. Briggs, D. Rath, N. Lanzillo, K. Matam, H. Shobha, K. Choi, T. Spooner, D. Canaperi, B. Haran, M. Packiam, D. Janes, J. Casey, L. Chang, K. Ryan
{"title":"7nm以上全对准通孔集成的金属湿凹槽挑战和解决方案","authors":"B. Peethala, D. Sil, B. Briggs, D. Rath, N. Lanzillo, K. Matam, H. Shobha, K. Choi, T. Spooner, D. Canaperi, B. Haran, M. Packiam, D. Janes, J. Casey, L. Chang, K. Ryan","doi":"10.1109/IITC51362.2021.9537484","DOIUrl":null,"url":null,"abstract":"The Fully aligned via scheme (FAV) is known to mitigate the via misalignment issues that drive a lower Vmax and limits the contact area between the via and the underlying line. Even though the overall benefits of FAV are well known, the key detractors and their contributions are not well understood. One of the key challenges in FAV integration is the need to create of topography which can be either achieved by recessing the metal lines or by selective insulator deposition. Wet recess process has been promising for enabling downstream integration learning of conformal cap deposition, ultra low-k gap-fill, and via landing on recessed area. In this paper wet recess challenges for topography creation and key process improvements that improve the resistance distribution are discussed.","PeriodicalId":6823,"journal":{"name":"2021 IEEE International Interconnect Technology Conference (IITC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-07-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Metal Wet Recess Challenges and Solutions for beyond 7nm Fully Aligned Via Integration\",\"authors\":\"B. Peethala, D. Sil, B. Briggs, D. Rath, N. Lanzillo, K. Matam, H. Shobha, K. Choi, T. Spooner, D. Canaperi, B. Haran, M. Packiam, D. Janes, J. Casey, L. Chang, K. Ryan\",\"doi\":\"10.1109/IITC51362.2021.9537484\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Fully aligned via scheme (FAV) is known to mitigate the via misalignment issues that drive a lower Vmax and limits the contact area between the via and the underlying line. Even though the overall benefits of FAV are well known, the key detractors and their contributions are not well understood. One of the key challenges in FAV integration is the need to create of topography which can be either achieved by recessing the metal lines or by selective insulator deposition. Wet recess process has been promising for enabling downstream integration learning of conformal cap deposition, ultra low-k gap-fill, and via landing on recessed area. In this paper wet recess challenges for topography creation and key process improvements that improve the resistance distribution are discussed.\",\"PeriodicalId\":6823,\"journal\":{\"name\":\"2021 IEEE International Interconnect Technology Conference (IITC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-07-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Interconnect Technology Conference (IITC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC51362.2021.9537484\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Interconnect Technology Conference (IITC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC51362.2021.9537484","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

众所周知,完全对齐的通孔方案(FAV)可以缓解通孔不对齐问题,从而降低Vmax并限制通孔与底层线之间的接触面积。尽管FAV的总体好处是众所周知的,但主要的批评者和他们的贡献却没有得到很好的理解。FAV集成的关键挑战之一是需要创建地形,这可以通过嵌入金属线或通过选择性绝缘体沉积来实现。湿隐窝过程有望实现保形盖层沉积的下游集成学习,超低k空隙填充,并通过在凹陷区域着陆。本文讨论了湿凹槽地形形成的挑战和改善阻力分布的关键工艺改进。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Metal Wet Recess Challenges and Solutions for beyond 7nm Fully Aligned Via Integration
The Fully aligned via scheme (FAV) is known to mitigate the via misalignment issues that drive a lower Vmax and limits the contact area between the via and the underlying line. Even though the overall benefits of FAV are well known, the key detractors and their contributions are not well understood. One of the key challenges in FAV integration is the need to create of topography which can be either achieved by recessing the metal lines or by selective insulator deposition. Wet recess process has been promising for enabling downstream integration learning of conformal cap deposition, ultra low-k gap-fill, and via landing on recessed area. In this paper wet recess challenges for topography creation and key process improvements that improve the resistance distribution are discussed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Contact Interface Characterization of Graphene contacted MoS2 FETs Controlled ALE-type recess of molybdenum for future logic and memory applications Comparison of Copper and Cobalt Surface Reactivity for Advanced Interconnects On-die Interconnect Innovations for Future Technology Nodes Advanced CMP Process Control by Using Machine Learning Image Analysis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1