毯子倾斜植入浅沟隔离(BTI-STI)工艺增强DRAM保留时间特性

Jeone-Hwan Son, Kunsik Park, J. Nam, Shin-Young Chung, Hyeong-Mo Yang, S. Park, Youngjong Lee, Kyungho Lee
{"title":"毯子倾斜植入浅沟隔离(BTI-STI)工艺增强DRAM保留时间特性","authors":"Jeone-Hwan Son, Kunsik Park, J. Nam, Shin-Young Chung, Hyeong-Mo Yang, S. Park, Youngjong Lee, Kyungho Lee","doi":"10.1109/ICVC.1999.820844","DOIUrl":null,"url":null,"abstract":"Blanket tilt implanted shallow trench isolation (BTI-STI) process is proposed and investigated for enhanced retention time characteristics of high density DRAM. It is confirmed that BTI-STI process can improve the tail retention time due to low surface channel doping and no degradation is observed for buried-channel p-MOSFET even at narrow width. The proposed process is useful for realizing future high density DRAM without increase in process complexity.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"74 1","pages":"122-124"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Blanket tilt implanted shallow trench isolation (BTI-STI) process for enhanced DRAM retention time characteristics\",\"authors\":\"Jeone-Hwan Son, Kunsik Park, J. Nam, Shin-Young Chung, Hyeong-Mo Yang, S. Park, Youngjong Lee, Kyungho Lee\",\"doi\":\"10.1109/ICVC.1999.820844\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Blanket tilt implanted shallow trench isolation (BTI-STI) process is proposed and investigated for enhanced retention time characteristics of high density DRAM. It is confirmed that BTI-STI process can improve the tail retention time due to low surface channel doping and no degradation is observed for buried-channel p-MOSFET even at narrow width. The proposed process is useful for realizing future high density DRAM without increase in process complexity.\",\"PeriodicalId\":13415,\"journal\":{\"name\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"volume\":\"74 1\",\"pages\":\"122-124\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICVC.1999.820844\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820844","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出并研究了毯子倾斜植入浅沟隔离(BTI-STI)工艺提高高密度DRAM的滞留时间特性。证实了BTI-STI工艺由于低表面沟道掺杂,可以提高尾部保持时间,并且即使在窄宽度下,埋沟道p-MOSFET也没有退化现象。该工艺有助于在不增加工艺复杂性的情况下实现未来的高密度DRAM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Blanket tilt implanted shallow trench isolation (BTI-STI) process for enhanced DRAM retention time characteristics
Blanket tilt implanted shallow trench isolation (BTI-STI) process is proposed and investigated for enhanced retention time characteristics of high density DRAM. It is confirmed that BTI-STI process can improve the tail retention time due to low surface channel doping and no degradation is observed for buried-channel p-MOSFET even at narrow width. The proposed process is useful for realizing future high density DRAM without increase in process complexity.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Plasma induced charging damage on thin gate oxide A 1.25-GBaud CMOS transceiver with on-chip terminator and voltage mode driver for Gigabit Ethernet 1000Base-X A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors Comparison of the characteristics of tunneling oxide and tunneling ON for p-channel nano-crystal memory Double precharge TSPC for high-speed dual-modulus prescaler
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1