Jong-Rim Lee, Soo-Mi Lee, Jong-Chae Kim, Wook H. Lee, Won-suk Yang, Sang-Don Lee
{"title":"带Ti或TiN封盖的CoSi/sub /结漏及带堆叠电容的嵌入式DRAM器件特性","authors":"Jong-Rim Lee, Soo-Mi Lee, Jong-Chae Kim, Wook H. Lee, Won-suk Yang, Sang-Don Lee","doi":"10.1109/ICVC.1999.820878","DOIUrl":null,"url":null,"abstract":"This paper presents the properties for CoSi/sub 2/ junction used to realize embedded DRAM and logic (EDL). In high thermal processes for EDL, TiN capping shows considerably better junction leakage and device characteristics than Ti capping.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"138 1","pages":"208-210"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"CoSi/sub 2/ junction leakage with Ti or TiN capping, and device characteristics in embedded DRAM with stack capacitor\",\"authors\":\"Jong-Rim Lee, Soo-Mi Lee, Jong-Chae Kim, Wook H. Lee, Won-suk Yang, Sang-Don Lee\",\"doi\":\"10.1109/ICVC.1999.820878\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the properties for CoSi/sub 2/ junction used to realize embedded DRAM and logic (EDL). In high thermal processes for EDL, TiN capping shows considerably better junction leakage and device characteristics than Ti capping.\",\"PeriodicalId\":13415,\"journal\":{\"name\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"volume\":\"138 1\",\"pages\":\"208-210\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICVC.1999.820878\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820878","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
CoSi/sub 2/ junction leakage with Ti or TiN capping, and device characteristics in embedded DRAM with stack capacitor
This paper presents the properties for CoSi/sub 2/ junction used to realize embedded DRAM and logic (EDL). In high thermal processes for EDL, TiN capping shows considerably better junction leakage and device characteristics than Ti capping.