三维NAND加工中晶圆翘曲的多尺度建模方法

O. O. Okudur, Mario Gonzalez, G. Van den bosch, M. Rosmeulen
{"title":"三维NAND加工中晶圆翘曲的多尺度建模方法","authors":"O. O. Okudur, Mario Gonzalez, G. Van den bosch, M. Rosmeulen","doi":"10.1109/IITC51362.2021.9537435","DOIUrl":null,"url":null,"abstract":"Mechanical stresses introduced at various processing steps, combined with large stack thicknesses result in high wafer warpage during 3-D NAND fabrication. We demonstrate a local (device-level) to global (wafer-level) scale finite-element modeling approach that can be used to evaluate wafer warpage with scaling trends and offer potential mitigation strategies. It is shown that the anisotropy in local stresses and asymmetry in warpage are initiated after etching the slits and amplified by wordline metal deposition. Increasing number of layers is shown to significantly increase the magnitude and asymmetry of the warpage. Decreasing layer thicknesses and use of low-stress wordline metal such as Ruthenium and adjusting filler stresses can help reducing wafer-warpage related problems.","PeriodicalId":6823,"journal":{"name":"2021 IEEE International Interconnect Technology Conference (IITC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-07-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Multi-scale Modeling Approach to Assess and Mitigate Wafer Warpage in 3-D NAND Fabrication\",\"authors\":\"O. O. Okudur, Mario Gonzalez, G. Van den bosch, M. Rosmeulen\",\"doi\":\"10.1109/IITC51362.2021.9537435\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Mechanical stresses introduced at various processing steps, combined with large stack thicknesses result in high wafer warpage during 3-D NAND fabrication. We demonstrate a local (device-level) to global (wafer-level) scale finite-element modeling approach that can be used to evaluate wafer warpage with scaling trends and offer potential mitigation strategies. It is shown that the anisotropy in local stresses and asymmetry in warpage are initiated after etching the slits and amplified by wordline metal deposition. Increasing number of layers is shown to significantly increase the magnitude and asymmetry of the warpage. Decreasing layer thicknesses and use of low-stress wordline metal such as Ruthenium and adjusting filler stresses can help reducing wafer-warpage related problems.\",\"PeriodicalId\":6823,\"journal\":{\"name\":\"2021 IEEE International Interconnect Technology Conference (IITC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-07-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Interconnect Technology Conference (IITC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC51362.2021.9537435\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Interconnect Technology Conference (IITC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC51362.2021.9537435","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

在不同的加工步骤中引入的机械应力,加上大的堆叠厚度,导致3-D NAND制造过程中的高晶圆翘曲。我们展示了一种局部(设备级)到全局(晶圆级)规模的有限元建模方法,该方法可用于评估具有缩放趋势的晶圆翘曲,并提供潜在的缓解策略。结果表明,局部应力的各向异性和翘曲的不对称性是在刻蚀狭缝后产生的,并在字线金属沉积过程中被放大。增加层数可以显著增加翘曲的幅度和不对称性。减少层厚度和使用低应力的金属,如钌和调整填料应力可以帮助减少与晶圆翘曲有关的问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Multi-scale Modeling Approach to Assess and Mitigate Wafer Warpage in 3-D NAND Fabrication
Mechanical stresses introduced at various processing steps, combined with large stack thicknesses result in high wafer warpage during 3-D NAND fabrication. We demonstrate a local (device-level) to global (wafer-level) scale finite-element modeling approach that can be used to evaluate wafer warpage with scaling trends and offer potential mitigation strategies. It is shown that the anisotropy in local stresses and asymmetry in warpage are initiated after etching the slits and amplified by wordline metal deposition. Increasing number of layers is shown to significantly increase the magnitude and asymmetry of the warpage. Decreasing layer thicknesses and use of low-stress wordline metal such as Ruthenium and adjusting filler stresses can help reducing wafer-warpage related problems.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Contact Interface Characterization of Graphene contacted MoS2 FETs Controlled ALE-type recess of molybdenum for future logic and memory applications Comparison of Copper and Cobalt Surface Reactivity for Advanced Interconnects On-die Interconnect Innovations for Future Technology Nodes Advanced CMP Process Control by Using Machine Learning Image Analysis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1