M. Je, Joonho Gil, Jaeyoung Kwak, H. Yoo, Hyungcheol Shin
{"title":"采用温度自适应电容阵列的数字温度补偿晶体振荡器","authors":"M. Je, Joonho Gil, Jaeyoung Kwak, H. Yoo, Hyungcheol Shin","doi":"10.1109/ICVC.1999.820900","DOIUrl":null,"url":null,"abstract":"We propose a new capacitor array scheme that we call a temperature adaptive capacitor array (TACA) and use it to achieve complete digital trimming of the TCXO at 20 MHz with 0.3 ppm trimming accuracy. The TACA scheme guarantees monotonicity and saves silicon area at the same time. About 10 % reduction in array layout area and about 14 % reduction in the pre-decoding logic area are reported.","PeriodicalId":13415,"journal":{"name":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","volume":"60 1","pages":"263-265"},"PeriodicalIF":0.0000,"publicationDate":"1999-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A digital temperature compensated crystal oscillator using a temperature adaptive capacitor array\",\"authors\":\"M. Je, Joonho Gil, Jaeyoung Kwak, H. Yoo, Hyungcheol Shin\",\"doi\":\"10.1109/ICVC.1999.820900\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose a new capacitor array scheme that we call a temperature adaptive capacitor array (TACA) and use it to achieve complete digital trimming of the TCXO at 20 MHz with 0.3 ppm trimming accuracy. The TACA scheme guarantees monotonicity and saves silicon area at the same time. About 10 % reduction in array layout area and about 14 % reduction in the pre-decoding logic area are reported.\",\"PeriodicalId\":13415,\"journal\":{\"name\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"volume\":\"60 1\",\"pages\":\"263-265\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICVC.1999.820900\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVC.1999.820900","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A digital temperature compensated crystal oscillator using a temperature adaptive capacitor array
We propose a new capacitor array scheme that we call a temperature adaptive capacitor array (TACA) and use it to achieve complete digital trimming of the TCXO at 20 MHz with 0.3 ppm trimming accuracy. The TACA scheme guarantees monotonicity and saves silicon area at the same time. About 10 % reduction in array layout area and about 14 % reduction in the pre-decoding logic area are reported.