变异容差的统计设计:延续摩尔定律的关键

T. Karnik, Vivek De, S. Borkar, T. Karnik
{"title":"变异容差的统计设计:延续摩尔定律的关键","authors":"T. Karnik, Vivek De, S. Borkar, T. Karnik","doi":"10.1109/ICICDT.2004.1309939","DOIUrl":null,"url":null,"abstract":"Future high performance microprocessor design with technology scaling beyond 90nm will face a major challenge - parameter variations. Design practice will have to change from deterministic design to statistical design for variation tolerance. This paper discusses process, voltage and temperature variations, and their impact on circuits and microarchitecture. Possible solutions to reduce the impact of parameter variations on digital and analog circuits, and to achieve higher target frequencies are also presented.","PeriodicalId":158994,"journal":{"name":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","volume":"62 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":"{\"title\":\"Statistical design for variation tolerance: key to continued Moore's law\",\"authors\":\"T. Karnik, Vivek De, S. Borkar, T. Karnik\",\"doi\":\"10.1109/ICICDT.2004.1309939\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Future high performance microprocessor design with technology scaling beyond 90nm will face a major challenge - parameter variations. Design practice will have to change from deterministic design to statistical design for variation tolerance. This paper discusses process, voltage and temperature variations, and their impact on circuits and microarchitecture. Possible solutions to reduce the impact of parameter variations on digital and analog circuits, and to achieve higher target frequencies are also presented.\",\"PeriodicalId\":158994,\"journal\":{\"name\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"volume\":\"62 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-10-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"31\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2004.1309939\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2004.1309939","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31

摘要

未来的高性能微处理器设计与技术规模超过90纳米将面临主要挑战-参数变化。设计实践将不得不从确定性设计转变为变异容忍度的统计设计。本文讨论了工艺、电压和温度变化,以及它们对电路和微结构的影响。还提出了减少参数变化对数字和模拟电路的影响以及实现更高目标频率的可能解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Statistical design for variation tolerance: key to continued Moore's law
Future high performance microprocessor design with technology scaling beyond 90nm will face a major challenge - parameter variations. Design practice will have to change from deterministic design to statistical design for variation tolerance. This paper discusses process, voltage and temperature variations, and their impact on circuits and microarchitecture. Possible solutions to reduce the impact of parameter variations on digital and analog circuits, and to achieve higher target frequencies are also presented.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Atmospheric neutron effects in advanced microelectronics, standards and applications Monitoring and preventing arc-induced wafer damage in 300mm manufacturing A study of SiN cap NH/sub 3/ plasma pre-treatment process on the PID, EM, GOI performance and BEOL defectivity in Cu dual damascene technology Low-K cu damascene interconnection leakage and process induced damage assessment Advanced germanium MOSFET technologies with high-/spl kappa/ gate dielectrics and shallow junctions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1