Dong-Sik Park , Ji-Hoon Chang , Su-Ho Shin , Chang-Sik Kim , Yongsoo Ahn , Byoungdeog Choi
{"title":"Improvement of gate oxide breakdown through STI structure Modification in DRAM","authors":"Dong-Sik Park , Ji-Hoon Chang , Su-Ho Shin , Chang-Sik Kim , Yongsoo Ahn , Byoungdeog Choi","doi":"10.1016/j.sse.2025.109064","DOIUrl":null,"url":null,"abstract":"<div><div>This paper focuses on investigating the origin of the vulnerability and proposing improvement strategies for gate oxide (G<sub>ox</sub>) breakdown in the core area of dynamic random access memory (DRAM) products. The shallow trench isolation (STI) area in 15-nm DRAM intricately comprises a triple-layer structure: sidewall oxide, nitride liner, and trench oxide. The existing structure had a high protrusion of the nitride liner, disrupting the gas flow during G<sub>ox</sub> deposition and resulting in a relatively thin thickness at the active corners. Additionally, when the gate voltage is applied, the angular shape of the active Si area led to a concentration of the electric field in the corner area. These two structural characteristics were recognized as the causes that render the active corner area vulnerable to G<sub>ox</sub> breakdown failure. By developing new wet-etching processes for the active and STI structures, we can significantly improve G<sub>ox</sub> breakdown. We applied a phosphoric acid process to improve the high protrusion structure of the nitride liner and used a new solution process to make the active corner more rounded. We validated the enhancement through the application to actual products and verified it by electrical results. Ultimately, this approach serves as a crucial clue for the continued scaling of DRAM core transistors.</div></div>","PeriodicalId":21909,"journal":{"name":"Solid-state Electronics","volume":"225 ","pages":"Article 109064"},"PeriodicalIF":1.4000,"publicationDate":"2025-01-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid-state Electronics","FirstCategoryId":"101","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0038110125000097","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This paper focuses on investigating the origin of the vulnerability and proposing improvement strategies for gate oxide (Gox) breakdown in the core area of dynamic random access memory (DRAM) products. The shallow trench isolation (STI) area in 15-nm DRAM intricately comprises a triple-layer structure: sidewall oxide, nitride liner, and trench oxide. The existing structure had a high protrusion of the nitride liner, disrupting the gas flow during Gox deposition and resulting in a relatively thin thickness at the active corners. Additionally, when the gate voltage is applied, the angular shape of the active Si area led to a concentration of the electric field in the corner area. These two structural characteristics were recognized as the causes that render the active corner area vulnerable to Gox breakdown failure. By developing new wet-etching processes for the active and STI structures, we can significantly improve Gox breakdown. We applied a phosphoric acid process to improve the high protrusion structure of the nitride liner and used a new solution process to make the active corner more rounded. We validated the enhancement through the application to actual products and verified it by electrical results. Ultimately, this approach serves as a crucial clue for the continued scaling of DRAM core transistors.
期刊介绍:
It is the aim of this journal to bring together in one publication outstanding papers reporting new and original work in the following areas: (1) applications of solid-state physics and technology to electronics and optoelectronics, including theory and device design; (2) optical, electrical, morphological characterization techniques and parameter extraction of devices; (3) fabrication of semiconductor devices, and also device-related materials growth, measurement and evaluation; (4) the physics and modeling of submicron and nanoscale microelectronic and optoelectronic devices, including processing, measurement, and performance evaluation; (5) applications of numerical methods to the modeling and simulation of solid-state devices and processes; and (6) nanoscale electronic and optoelectronic devices, photovoltaics, sensors, and MEMS based on semiconductor and alternative electronic materials; (7) synthesis and electrooptical properties of materials for novel devices.