Pub Date : 2009-10-16DOI: 10.1109/NAECON.2009.5426639
F. Usmani, M. Hasan
There is a need to explore emerging technologies based on carbon nanotube electronics as the CMOS technology is approaching its limits. This will help in quick commercialization of these promising technologies. This paper presents the design, performance analysis and comparison of a carbon nanotube FET (CNFET) based OPAMP with bulk CMOS for 32nm technology node. The CNFET based OPAMP is optimized in terms of operating voltage, diameter and pitch of the carbon nanotubes along with the qualitative explanation of the obtained results using HSPICE. Furthermore, comparison of CNFET design with planar CMOS for same on chip area occupancy shows the superiority of the former in terms of 210% increase in Gain, settling time reduction by 45%, power reduction equal to 81% and extremely good noise performance for low power-low bandwidth applications depending upon the selection of the CNT diameter. Additionally, we propose an optimal design of the output stage of CNFET OPAMP by lowering the inter-nanotube distance (pitch) while keeping the width of the CNFET constant for better slewing performance. Furthermore, comparison between two technologies for same GBP performance has also been investigated.
{"title":"Design and parametric analysis of 32nm OPAMP in CMOS and CNFET technologies for optimum performance","authors":"F. Usmani, M. Hasan","doi":"10.1109/NAECON.2009.5426639","DOIUrl":"https://doi.org/10.1109/NAECON.2009.5426639","url":null,"abstract":"There is a need to explore emerging technologies based on carbon nanotube electronics as the CMOS technology is approaching its limits. This will help in quick commercialization of these promising technologies. This paper presents the design, performance analysis and comparison of a carbon nanotube FET (CNFET) based OPAMP with bulk CMOS for 32nm technology node. The CNFET based OPAMP is optimized in terms of operating voltage, diameter and pitch of the carbon nanotubes along with the qualitative explanation of the obtained results using HSPICE. Furthermore, comparison of CNFET design with planar CMOS for same on chip area occupancy shows the superiority of the former in terms of 210% increase in Gain, settling time reduction by 45%, power reduction equal to 81% and extremely good noise performance for low power-low bandwidth applications depending upon the selection of the CNT diameter. Additionally, we propose an optimal design of the output stage of CNFET OPAMP by lowering the inter-nanotube distance (pitch) while keeping the width of the CNFET constant for better slewing performance. Furthermore, comparison between two technologies for same GBP performance has also been investigated.","PeriodicalId":116586,"journal":{"name":"2009 Argentine School of Micro-Nanoelectronics, Technology and Applications","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130633963","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/paiee.1906.6741719
Stefan Brass, Alexander Hinneburg, Heike Stephan, Ramona Vahrenhold, Johannes Waldmann, Martin Baláž, J. Frtús, Martin Homola, J. Sefránek, G. Flouris, J. Sefránek
A novel argumentation semantics of defeasible logic programs (DeLP) is presented. Our goal is to build a semantics, which respects existing semantics and intuitions of “classical” logic programming. Generalized logic programs (GLP) are selected as an appropriate formalism for studying both undermining and rebutting. Our argumentation semantics is based on a notion of conflict resolution strategy (CRS), in order to achieve an extended flexibility and generality. Our argumentation semantics is defined in the frame of assumption-based framework (ABF), which enables a unified view on different non-monotonic formalisms. We present an embedding of DeLP into an instance of ABF. Consequently, argumentation semantics defined for ABF are applicable to DeLP. Finally, DeLP with CRS is embedded into GLP. This transformation enables to commute argumentation semantics of a DeLP via semantics of the corresponding GLP.
{"title":"Local organization","authors":"Stefan Brass, Alexander Hinneburg, Heike Stephan, Ramona Vahrenhold, Johannes Waldmann, Martin Baláž, J. Frtús, Martin Homola, J. Sefránek, G. Flouris, J. Sefránek","doi":"10.1109/paiee.1906.6741719","DOIUrl":"https://doi.org/10.1109/paiee.1906.6741719","url":null,"abstract":"A novel argumentation semantics of defeasible logic programs (DeLP) is presented. Our goal is to build a semantics, which respects existing semantics and intuitions of “classical” logic programming. Generalized logic programs (GLP) are selected as an appropriate formalism for studying both undermining and rebutting. Our argumentation semantics is based on a notion of conflict resolution strategy (CRS), in order to achieve an extended flexibility and generality. Our argumentation semantics is defined in the frame of assumption-based framework (ABF), which enables a unified view on different non-monotonic formalisms. We present an embedding of DeLP into an instance of ABF. Consequently, argumentation semantics defined for ABF are applicable to DeLP. Finally, DeLP with CRS is embedded into GLP. This transformation enables to commute argumentation semantics of a DeLP via semantics of the corresponding GLP.","PeriodicalId":116586,"journal":{"name":"2009 Argentine School of Micro-Nanoelectronics, Technology and Applications","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121345422","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
{"title":"Conference organization","authors":"A. Wolf, David S. Rosenblum","doi":"10.1109/ICSE.2007.27","DOIUrl":"https://doi.org/10.1109/ICSE.2007.27","url":null,"abstract":"","PeriodicalId":116586,"journal":{"name":"2009 Argentine School of Micro-Nanoelectronics, Technology and Applications","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114281934","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/SHARK.2009.5069106
A. Andreou
{"title":"Title page","authors":"A. Andreou","doi":"10.1109/SHARK.2009.5069106","DOIUrl":"https://doi.org/10.1109/SHARK.2009.5069106","url":null,"abstract":"","PeriodicalId":116586,"journal":{"name":"2009 Argentine School of Micro-Nanoelectronics, Technology and Applications","volume":"193 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132470911","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：