Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010222
M. Kousha, F. Hashim
In this paper, four Joint Processing (JP) schemes have been discussed and evaluated for Dynamic Point Selection (DPS) as well as Joint Transmission (JT) over a cluster of evolved Node B (eNBs) using WINNER II channel model developed for LTE-A. The purpose of this study is developing a cooperative LTE scenario in a fixed cluster of 3 eNBs in order to evaluate and compare the performance of these schemes for both centralized and partial cooperation. It would give us a good insight about choosing the optimum scheme which provides desired performance while putting reasonable amount of burden on the backhaul of the system. Moreover, the location dependency of JP is proved over the cluster area. As a final goal, in real-world networks, exploiting a dynamic joint processing scheme selection strategy would lead to the best performance taking care of backhaul limits. It has been proved through Simulations that, centralized joint processing has better performance for both joint transmission and dynamic point selection in comparison with the partial joint processing. Also, Dynamic point selection schemes follow the performance trend of joint transmission with less performance and lower backhaul load.
{"title":"Backhaul and performance optimality of joint processing schemes over the cluster area","authors":"M. Kousha, F. Hashim","doi":"10.1109/ISCAIE.2014.7010222","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010222","url":null,"abstract":"In this paper, four Joint Processing (JP) schemes have been discussed and evaluated for Dynamic Point Selection (DPS) as well as Joint Transmission (JT) over a cluster of evolved Node B (eNBs) using WINNER II channel model developed for LTE-A. The purpose of this study is developing a cooperative LTE scenario in a fixed cluster of 3 eNBs in order to evaluate and compare the performance of these schemes for both centralized and partial cooperation. It would give us a good insight about choosing the optimum scheme which provides desired performance while putting reasonable amount of burden on the backhaul of the system. Moreover, the location dependency of JP is proved over the cluster area. As a final goal, in real-world networks, exploiting a dynamic joint processing scheme selection strategy would lead to the best performance taking care of backhaul limits. It has been proved through Simulations that, centralized joint processing has better performance for both joint transmission and dynamic point selection in comparison with the partial joint processing. Also, Dynamic point selection schemes follow the performance trend of joint transmission with less performance and lower backhaul load.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"128 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122913082","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010233
M. Kumngern, F. Khateb
This paper presents a new bulk-driven second-generation current conveyor that is capable of ultra-low voltage signal processing applications. The proposed circuit operates under supply voltage of 0.5 V and also offers rail-to-rail input voltage swing. To confirm the operation of the proposed building active block, floating and grounded inductance simulations using the proposed circuits as active elements are presented. The performances of the proposed circuit are demonstrated using PSPICE simulators. The simulation result shows that the power consumption of the proposed circuit is only 4.7 μW.
{"title":"0.5-V bulk-driven second-generation current conveyor","authors":"M. Kumngern, F. Khateb","doi":"10.1109/ISCAIE.2014.7010233","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010233","url":null,"abstract":"This paper presents a new bulk-driven second-generation current conveyor that is capable of ultra-low voltage signal processing applications. The proposed circuit operates under supply voltage of 0.5 V and also offers rail-to-rail input voltage swing. To confirm the operation of the proposed building active block, floating and grounded inductance simulations using the proposed circuits as active elements are presented. The performances of the proposed circuit are demonstrated using PSPICE simulators. The simulation result shows that the power consumption of the proposed circuit is only 4.7 μW.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"60 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124645627","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010231
A. A. Dahalan, A. R. Husain, M. Shah
Distributed control applications required a reliable network for information exchange. In this paper a networked control system of direct-drive 2-DOF SCARA Robot are developed based on Controller Area Network (CAN) where PD controller is adapted to form the closed loop system. The network system which consists of two sensor nodes, two actuator nodes and two controller nodes performs data exchange in CAN 2.0A data frames under various CAN speeds. The performance of the system under communication delay and data priority is analyzed. The simulation is performed by using Matiab/Simulink with TrueTime Toolbox. The result shows that the optimized system performance can be achieved under proper sampling time and CAN speed associated to the dynamic of the system.
{"title":"Analysis of CAN-based 2-DOF SCARA robot performance under work control","authors":"A. A. Dahalan, A. R. Husain, M. Shah","doi":"10.1109/ISCAIE.2014.7010231","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010231","url":null,"abstract":"Distributed control applications required a reliable network for information exchange. In this paper a networked control system of direct-drive 2-DOF SCARA Robot are developed based on Controller Area Network (CAN) where PD controller is adapted to form the closed loop system. The network system which consists of two sensor nodes, two actuator nodes and two controller nodes performs data exchange in CAN 2.0A data frames under various CAN speeds. The performance of the system under communication delay and data priority is analyzed. The simulation is performed by using Matiab/Simulink with TrueTime Toolbox. The result shows that the optimized system performance can be achieved under proper sampling time and CAN speed associated to the dynamic of the system.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130304833","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010209
Mohd Haidar Hamzah, A. B. Jambek, U. Hashim
This paper presents the design and analysis of a high-gain, low-power, two-stage CMOS operational amplifier (op-amp) for a sigma-delta ADC. Op-amp topologies, such as folded cascade, telescopic and two-stage, are discussed in this paper. The theoretical and topological analyses of each design are highlighted in detail, including the tradeoff among various parameters such as gain, noise, output swings and power consumption. The designs have been simulated using 0.13 μm CMOS technology from Silterra (Malaysia) with Cadence EDA tools. From the simulation results, the two-stage amplifier gives better performance compared to other topologies, especially in terms of gain, output swing, slew rate and CMRR. The circuit is able to achieve 85.93 dB gain, a 1.1 V output swing, a 44.29 V/μs slew rate and a CMRR of 61 dB with a power supply voltage of 1.2 V.
{"title":"Design and analysis of a two-stage CMOS op-amp using Silterra's 0.13 μm technology","authors":"Mohd Haidar Hamzah, A. B. Jambek, U. Hashim","doi":"10.1109/ISCAIE.2014.7010209","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010209","url":null,"abstract":"This paper presents the design and analysis of a high-gain, low-power, two-stage CMOS operational amplifier (op-amp) for a sigma-delta ADC. Op-amp topologies, such as folded cascade, telescopic and two-stage, are discussed in this paper. The theoretical and topological analyses of each design are highlighted in detail, including the tradeoff among various parameters such as gain, noise, output swings and power consumption. The designs have been simulated using 0.13 μm CMOS technology from Silterra (Malaysia) with Cadence EDA tools. From the simulation results, the two-stage amplifier gives better performance compared to other topologies, especially in terms of gain, output swing, slew rate and CMRR. The circuit is able to achieve 85.93 dB gain, a 1.1 V output swing, a 44.29 V/μs slew rate and a CMRR of 61 dB with a power supply voltage of 1.2 V.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121411349","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010202
H. R. Shaukat, F. Hashim, A. Sali
Mobile wireless sensor networks (MWSNs) are commonly deployed in a harsh climate, notably unattended without any tamper-resistant tools; thereby an attacker can easily capture the sensor nodes in a very limited time. Once captured, the attacker can duplicate the sensor and subsequently deploys numerous clone nodes into the network in minimum time duration. This new breed of attack is called node replication attack, and while several solutions have been proposed to address such a security threat, they are mainly centralized and somewhat limited to static WSN. In this paper, we propose a hybrid (centralized and distributed) node replication attack detection method for MWSN, which operates based on Danger Theory in human immune system. As depicted in Danger Theory, the proposed method consists of two main security approaches, namely attack detection and security control. These approaches perform a multi-level detection, which is not only responsible to identify but also to verify the existence of clone nodes in the network. Performance evaluation demonstrates the efficiency (in terms of true and false positives) of the proposed detection method in detecting clone nodes in MWSN environment.
{"title":"Danger theory based node replication attacks detection in mobile wireless sensor network","authors":"H. R. Shaukat, F. Hashim, A. Sali","doi":"10.1109/ISCAIE.2014.7010202","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010202","url":null,"abstract":"Mobile wireless sensor networks (MWSNs) are commonly deployed in a harsh climate, notably unattended without any tamper-resistant tools; thereby an attacker can easily capture the sensor nodes in a very limited time. Once captured, the attacker can duplicate the sensor and subsequently deploys numerous clone nodes into the network in minimum time duration. This new breed of attack is called node replication attack, and while several solutions have been proposed to address such a security threat, they are mainly centralized and somewhat limited to static WSN. In this paper, we propose a hybrid (centralized and distributed) node replication attack detection method for MWSN, which operates based on Danger Theory in human immune system. As depicted in Danger Theory, the proposed method consists of two main security approaches, namely attack detection and security control. These approaches perform a multi-level detection, which is not only responsible to identify but also to verify the existence of clone nodes in the network. Performance evaluation demonstrates the efficiency (in terms of true and false positives) of the proposed detection method in detecting clone nodes in MWSN environment.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130050607","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010212
P. Mishra, A. Nidhi, J. Kishore, Chetan Kotturshettar
In recent years, System-on-Chip design architectures have increasingly become communication centric. To support such designs, a configurable and scalable interconnect backbone is required. Intellectual Property cores for on chip communication, provided by major field programmable gate array vendors are limited to shared bus or point to point interconnect protocols. To provide network oriented interconnect fabric, we propose a configurable and scalable, network based interconnect module. The interconnections can be configured to four popular on-chip network topologies: mesh, torus, ring and fat-tree. A parameterized and customizable wormhole router is designed, with variable number of ports and link width to support the four networks. A hardware simulator has been designed for in-situ testing of the interconnect module. Two state of art implementation platforms viz Virtex-6 Field programmable gate array and a full custom implementation using 32nm CMOS process has been used to characterize the module. We report area and power dissipation of the module configured to the four topologies, in the two platforms.
{"title":"Design of configurable, network based interconnection modules for communication centric System-on-Chip applications","authors":"P. Mishra, A. Nidhi, J. Kishore, Chetan Kotturshettar","doi":"10.1109/ISCAIE.2014.7010212","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010212","url":null,"abstract":"In recent years, System-on-Chip design architectures have increasingly become communication centric. To support such designs, a configurable and scalable interconnect backbone is required. Intellectual Property cores for on chip communication, provided by major field programmable gate array vendors are limited to shared bus or point to point interconnect protocols. To provide network oriented interconnect fabric, we propose a configurable and scalable, network based interconnect module. The interconnections can be configured to four popular on-chip network topologies: mesh, torus, ring and fat-tree. A parameterized and customizable wormhole router is designed, with variable number of ports and link width to support the four networks. A hardware simulator has been designed for in-situ testing of the interconnect module. Two state of art implementation platforms viz Virtex-6 Field programmable gate array and a full custom implementation using 32nm CMOS process has been used to characterize the module. We report area and power dissipation of the module configured to the four topologies, in the two platforms.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126280332","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Cloud computing is an emerging technology that uses the concepts of virtualization, storage, and sharing to store and share resources between users and enterprises. This newfound technology is still unclear to many security problems and one of the most challenging issues in these environments is the reliability of the user authentication process. Therefore, this paper offers an efficient and scalable user authentication scheme for cloud-based environments. The proposed model uses the concepts of agents, cryptography, and key exchanging to enhance and improve the performance of the user authentication and the rate of scalability in cloud-based environments respectively. For achieving to this purpose, the proposed model has been presented based on three main agents: first user authentication agent, second user authentication agent and key manager agent. These agents have divided the process of user authentication and managing keys into several parts to improve the rate of efficiency in this process. Furthermore, the suggested model tries to resist against possible attacks. SUAS, as the suggested model was introduced and simulated in this paper for evaluating the performance and security of the scheme. In overall, the results show that the proposed model has considerable advantages for using in cloud-based environment to increase the salacity, reliability and efficiency of cloud computing models as an emerging technology.
{"title":"SUAS: Scalable user authentication scheme for secure accessing to cloud-based environments","authors":"Faraz Fatemi Moghaddam, Rama Roshan Ravan, T. Khodadadi, Yashar Javadianasl, Abbasali Halalzadeh","doi":"10.1109/ISCAIE.2014.7010205","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010205","url":null,"abstract":"Cloud computing is an emerging technology that uses the concepts of virtualization, storage, and sharing to store and share resources between users and enterprises. This newfound technology is still unclear to many security problems and one of the most challenging issues in these environments is the reliability of the user authentication process. Therefore, this paper offers an efficient and scalable user authentication scheme for cloud-based environments. The proposed model uses the concepts of agents, cryptography, and key exchanging to enhance and improve the performance of the user authentication and the rate of scalability in cloud-based environments respectively. For achieving to this purpose, the proposed model has been presented based on three main agents: first user authentication agent, second user authentication agent and key manager agent. These agents have divided the process of user authentication and managing keys into several parts to improve the rate of efficiency in this process. Furthermore, the suggested model tries to resist against possible attacks. SUAS, as the suggested model was introduced and simulated in this paper for evaluating the performance and security of the scheme. In overall, the results show that the proposed model has considerable advantages for using in cloud-based environment to increase the salacity, reliability and efficiency of cloud computing models as an emerging technology.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114284965","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010206
Faraz Fatemi Moghaddam, Shirin Dabbaghi Varnosfaderani, Soroush Mobedi, Iman Ghavam, R. Khaleghparast
Cloud computing is a new paradigm and emerged technology for hosting and delivering resources over a network such as internet by using concepts of virtualization, processing power and storage. However, many challenging issues are still unclear in cloud-based environments and decrease the rate of reliability and efficiency for service providers and users. User Authentication is one of the most challenging issues in cloud-based environments and according to this issue this paper proposes an efficient user authentication model that involves both of defined phases during registration and accessing processes. Geo Detection and Digital Signature Authorization (GD2SA) is a user authentication tool for provisional access permission in cloud computing environments. The main aim of GD2SA is to compare the location of an un-registered device with the location of the user by using his belonging devices (e.g. smart phone). In addition, this authentication algorithm uses the digital signature of account owner to verify the identity of applicant. This model has been evaluated in this paper according to three main parameters: efficiency, scalability, and security. In overall, the theoretical analysis of the proposed model showed that it can increase the rate of efficiency and reliability in cloud computing as an emerging technology.
云计算是一种新的范例和新兴技术，通过使用虚拟化、处理能力和存储的概念，在互联网等网络上托管和交付资源。然而，在基于云的环境中，许多具有挑战性的问题仍然不清楚，并降低了服务提供商和用户的可靠性和效率。用户认证是云环境中最具挑战性的问题之一，针对这一问题，本文提出了一种高效的用户认证模型，该模型包括注册和访问过程中的定义阶段。GD2SA (Geo Detection and Digital Signature Authorization)是云计算环境下的用户临时访问权限认证工具。GD2SA的主要目的是通过使用用户所属的设备(例如智能手机)将未注册设备的位置与用户的位置进行比较。此外，该认证算法使用帐户所有者的数字签名来验证申请人的身份。本文根据三个主要参数对该模型进行了评估:效率、可扩展性和安全性。总体而言，对所提出模型的理论分析表明，它可以提高云计算作为一种新兴技术的效率和可靠性。
{"title":"GD2SA: Geo detection and digital signature authorization for secure accessing to cloud computing environments","authors":"Faraz Fatemi Moghaddam, Shirin Dabbaghi Varnosfaderani, Soroush Mobedi, Iman Ghavam, R. Khaleghparast","doi":"10.1109/ISCAIE.2014.7010206","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010206","url":null,"abstract":"Cloud computing is a new paradigm and emerged technology for hosting and delivering resources over a network such as internet by using concepts of virtualization, processing power and storage. However, many challenging issues are still unclear in cloud-based environments and decrease the rate of reliability and efficiency for service providers and users. User Authentication is one of the most challenging issues in cloud-based environments and according to this issue this paper proposes an efficient user authentication model that involves both of defined phases during registration and accessing processes. Geo Detection and Digital Signature Authorization (GD2SA) is a user authentication tool for provisional access permission in cloud computing environments. The main aim of GD2SA is to compare the location of an un-registered device with the location of the user by using his belonging devices (e.g. smart phone). In addition, this authentication algorithm uses the digital signature of account owner to verify the identity of applicant. This model has been evaluated in this paper according to three main parameters: efficiency, scalability, and security. In overall, the theoretical analysis of the proposed model showed that it can increase the rate of efficiency and reliability in cloud computing as an emerging technology.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114555274","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010223
Safayat Bin Hakim, Kazi Khairul Islam
Time Delay Estimation is a basic technique used for locating and tracking radiating acoustic source. TDE process is common for studying signal-to-noise ratio, input signals and systems that are common in process industry. The delay estimate is acquired using the generalized cross-correlation function applied between the original and the time-lagged filtered version of the received signal. In recent years ultrasound elastography proved as a successful alternative of the invasive biopsy. The fundamental necessity lies in estimating the strain for which time delay estimation is a pre-requisite step. Taking the phase of the complex envelope of the pre and post compression RF echo signals it is possible to successfully compute the time delay between them. The ultimate target of an Elastographic process is the noiseless Elastogram which is used to identify the suspected nodules embedded into the deep of tissue column. In this paper the strain information acquired from the phase of complex envelope and the same is used to analyze the quality of Elastograms studying mainly two parameters strain and sampling frequency.
{"title":"Time delay estimation for strain imaging using the phase of the complex envelope of RF signal","authors":"Safayat Bin Hakim, Kazi Khairul Islam","doi":"10.1109/ISCAIE.2014.7010223","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010223","url":null,"abstract":"Time Delay Estimation is a basic technique used for locating and tracking radiating acoustic source. TDE process is common for studying signal-to-noise ratio, input signals and systems that are common in process industry. The delay estimate is acquired using the generalized cross-correlation function applied between the original and the time-lagged filtered version of the received signal. In recent years ultrasound elastography proved as a successful alternative of the invasive biopsy. The fundamental necessity lies in estimating the strain for which time delay estimation is a pre-requisite step. Taking the phase of the complex envelope of the pre and post compression RF echo signals it is possible to successfully compute the time delay between them. The ultimate target of an Elastographic process is the noiseless Elastogram which is used to identify the suspected nodules embedded into the deep of tissue column. In this paper the strain information acquired from the phase of complex envelope and the same is used to analyze the quality of Elastograms studying mainly two parameters strain and sampling frequency.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131281900","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2014-04-07DOI: 10.1109/ISCAIE.2014.7010213
M. Jannati, S. Asgari, A. Monadi, N. R. N. Idr, M. J. Aziz, D. Dehghani, A. Faudzi
This paper presents a modeling technique for a faulty 3-phase Induction Motor (3-phase Induction Motor IM under open-phase fault). The developed model has the same structure of equations as the balanced 3-phase model. It is shown that the model can be utilized to estimate the speed of a faulty IM based on an Extended Kalman Filter (EKF) estimation technique, which was developed for a balanced 3-phase IM. Simulation and experimental results are presented to show the validity of the proposed techniques.
{"title":"Modeling and speed estimation of a faulty 3-phase induction motor by using extended Kalman filter","authors":"M. Jannati, S. Asgari, A. Monadi, N. R. N. Idr, M. J. Aziz, D. Dehghani, A. Faudzi","doi":"10.1109/ISCAIE.2014.7010213","DOIUrl":"https://doi.org/10.1109/ISCAIE.2014.7010213","url":null,"abstract":"This paper presents a modeling technique for a faulty 3-phase Induction Motor (3-phase Induction Motor IM under open-phase fault). The developed model has the same structure of equations as the balanced 3-phase model. It is shown that the model can be utilized to estimate the speed of a faulty IM based on an Extended Kalman Filter (EKF) estimation technique, which was developed for a balanced 3-phase IM. Simulation and experimental results are presented to show the validity of the proposed techniques.","PeriodicalId":385258,"journal":{"name":"2014 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2014-04-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115245857","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：