Pub Date : 2015-10-30DOI: 10.1109/ISCAS.2015.7168906
Ping-Yao Lin, H. Fahmy, Riadul Islam, Matthew R. Guthaus
Distributed-LC resonant clock distribution is a viable technique to reduce clock distribution network (CDN) dynamic power. However, resonant clocks can require significant on-chip resources to form the inductors and decoupling capacitors which discourages adoption. This paper uses a compensation capacitor (Cc) to reduce the overhead of the on-chip inductor and capacitor resources without changing the performance of a distributed-LC resonant clock. Analysis on the ISPD clock benchmarks show nearly 12% reduction in passive device area compared to previous resonant clocks while still saving 49.9% power over traditional buffered clocks.
{"title":"LC resonant clock resource minimization using compensation capacitance","authors":"Ping-Yao Lin, H. Fahmy, Riadul Islam, Matthew R. Guthaus","doi":"10.1109/ISCAS.2015.7168906","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168906","url":null,"abstract":"Distributed-LC resonant clock distribution is a viable technique to reduce clock distribution network (CDN) dynamic power. However, resonant clocks can require significant on-chip resources to form the inductors and decoupling capacitors which discourages adoption. This paper uses a compensation capacitor (Cc) to reduce the overhead of the on-chip inductor and capacitor resources without changing the performance of a distributed-LC resonant clock. Analysis on the ISPD clock benchmarks show nearly 12% reduction in passive device area compared to previous resonant clocks while still saving 49.9% power over traditional buffered clocks.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-10-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129173924","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7169199
Abdulkadir Akin, Raffaele Capoccia, Jonathan Narinx, J. Masur, A. Schmid, Y. Leblebici
The recent development of high-quality free viewpoint synthesis algorithms and their implementations allows to realize glasses-free 3D perception. Although many algorithms have been developed in this domain, the real-time hardware realization of a free viewpoint synthesis for real-world images is challenging due to its high computational load and memory bandwidth requirements. In this paper, the first real-time high-resolution free viewpoint synthesis hardware utilizing three-camera disparity estimation is presented. The proposed hardware generates high-quality free viewpoint video at 55 frames per second using a Virtex-7 FPGA at a 1024×768 XGA video resolution for any horizontally-aligned arbitrary camera positioned between the leftmost and rightmost physical cameras.
{"title":"Real-time free viewpoint synthesis using three-camera disparity estimation hardware","authors":"Abdulkadir Akin, Raffaele Capoccia, Jonathan Narinx, J. Masur, A. Schmid, Y. Leblebici","doi":"10.1109/ISCAS.2015.7169199","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7169199","url":null,"abstract":"The recent development of high-quality free viewpoint synthesis algorithms and their implementations allows to realize glasses-free 3D perception. Although many algorithms have been developed in this domain, the real-time hardware realization of a free viewpoint synthesis for real-world images is challenging due to its high computational load and memory bandwidth requirements. In this paper, the first real-time high-resolution free viewpoint synthesis hardware utilizing three-camera disparity estimation is presented. The proposed hardware generates high-quality free viewpoint video at 55 frames per second using a Virtex-7 FPGA at a 1024×768 XGA video resolution for any horizontally-aligned arbitrary camera positioned between the leftmost and rightmost physical cameras.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122023405","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7169292
N. Hossain, Jitendra Koppu, M. Chowdhury
Flash memory experiences adverse effects due to radiation. These effects can be raised in terms of doping, feature size, supply voltages, layout, shielding. The the operating point shift of the device forced to enter the logically-undefined region and cause upset and data errors under radiation exposure. In this letter, the threshold voltage shift of the floating gate transistor (FGT) is analyzed by a mathematical model.
{"title":"Analysis of radiation effect on the threshold voltage of flash memory device","authors":"N. Hossain, Jitendra Koppu, M. Chowdhury","doi":"10.1109/ISCAS.2015.7169292","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7169292","url":null,"abstract":"Flash memory experiences adverse effects due to radiation. These effects can be raised in terms of doping, feature size, supply voltages, layout, shielding. The the operating point shift of the device forced to enter the logically-undefined region and cause upset and data errors under radiation exposure. In this letter, the threshold voltage shift of the floating gate transistor (FGT) is analyzed by a mathematical model.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"147 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133554904","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7169098
Mingquan Yuan, P. Chahal, E. Alocilja, S. Chakrabartty
In this paper, we show that a silver-enhancement technique can be used to self-assemble a radio-frequency (RF) antenna which then can be used for designing a radio-frequency identification (RFID) based biosensor. Using the proposed biosensor, the concentration of target analytes or pathogens can be remotely interrogated in a concealed, packaged or in a bio-hazardous environment, where direct measurement is considered to be impractical. The presence of the target analytes or pathogens, self-powers a silver-enhancement process which then assembles a chain of micro-monopole antennas. As the size of the silver-enhanced particles grows, the chain of micro-antenna segments bridge together to complete a dipole structure that reflects impinging RF signals at a desired frequency. We validate the proof-of-concept for IgG detection and demonstrate that different concentrations of rabbit IgG (ranging from 20ng to 60ng in this paper) can be detected based on the strength of the reflected RF signal received at a 915MHz COTS RFID reader.
{"title":"Sensing by growing antennas: A novel approach for designing passive RFID based biosensors","authors":"Mingquan Yuan, P. Chahal, E. Alocilja, S. Chakrabartty","doi":"10.1109/ISCAS.2015.7169098","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7169098","url":null,"abstract":"In this paper, we show that a silver-enhancement technique can be used to self-assemble a radio-frequency (RF) antenna which then can be used for designing a radio-frequency identification (RFID) based biosensor. Using the proposed biosensor, the concentration of target analytes or pathogens can be remotely interrogated in a concealed, packaged or in a bio-hazardous environment, where direct measurement is considered to be impractical. The presence of the target analytes or pathogens, self-powers a silver-enhancement process which then assembles a chain of micro-monopole antennas. As the size of the silver-enhanced particles grows, the chain of micro-antenna segments bridge together to complete a dipole structure that reflects impinging RF signals at a desired frequency. We validate the proof-of-concept for IgG detection and demonstrate that different concentrations of rabbit IgG (ranging from 20ng to 60ng in this paper) can be detected based on the strength of the reflected RF signal received at a 915MHz COTS RFID reader.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116175364","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7169188
Yidi Yang, W. Lu, H. Iu, T. Fernando
This paper proposes a dynamic slope compensation (DSC) scheme to suppress the fast-scale instabilities in a peak current mode (PCM) controlled boost PFC converter. With the proposed DSC scheme the fast-instabilities can be eliminated and the system power factor is improved as well in comparison to the cases without compensation and with the traditional slope compensation. Simulation and experimental results are given to validate the theoretical analysis and the feasibility of the proposed DSC scheme.
{"title":"Stabilization of fast-scale instabilities in PCM boost PFC converter with dynamic slope compensation","authors":"Yidi Yang, W. Lu, H. Iu, T. Fernando","doi":"10.1109/ISCAS.2015.7169188","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7169188","url":null,"abstract":"This paper proposes a dynamic slope compensation (DSC) scheme to suppress the fast-scale instabilities in a peak current mode (PCM) controlled boost PFC converter. With the proposed DSC scheme the fast-instabilities can be eliminated and the system power factor is improved as well in comparison to the cases without compensation and with the traditional slope compensation. Simulation and experimental results are given to validate the theoretical analysis and the feasibility of the proposed DSC scheme.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"146 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115737294","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7168751
Shaojie Su, J. Gao, Hong Chen, Zhihua Wang
To improve the accuracy of implant placement in Total Hip Replacement (THR) surgeries, this paper proposes a computer-aided visual system for THR which is composed of a customized acetabular cup, a multi-sensor femoral head trial and a computer for data processing and display. The customized trial is of the same size as the real prosthesis. An image sensor, a gyroscope and an e-compass (including an accelerometer and a magnetometer) are adopted in the femoral head trial. Reference patterns are designed and printed on the internal surface of the cup, whose images are taken by the image sensor for estimation of relative pose and position between the femoral head trial and the acetabulum cup. Two methods of pose estimation are adopted in this system: one based on images and the other based on motion data from gyroscope and e-compass. The efficient perspective-n-point (EPNP) algorithm is used in the image-based pose estimation and achieves a rotation relative error of less than 8% and a translation relative error of less than 10%. The complementary algorithm is adopted in the motion-based pose estimation to smooth the results. Experimental results verified the proposed system.
{"title":"Design of a computer-aided visual system for Total Hip Replacement surgery","authors":"Shaojie Su, J. Gao, Hong Chen, Zhihua Wang","doi":"10.1109/ISCAS.2015.7168751","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168751","url":null,"abstract":"To improve the accuracy of implant placement in Total Hip Replacement (THR) surgeries, this paper proposes a computer-aided visual system for THR which is composed of a customized acetabular cup, a multi-sensor femoral head trial and a computer for data processing and display. The customized trial is of the same size as the real prosthesis. An image sensor, a gyroscope and an e-compass (including an accelerometer and a magnetometer) are adopted in the femoral head trial. Reference patterns are designed and printed on the internal surface of the cup, whose images are taken by the image sensor for estimation of relative pose and position between the femoral head trial and the acetabulum cup. Two methods of pose estimation are adopted in this system: one based on images and the other based on motion data from gyroscope and e-compass. The efficient perspective-n-point (EPNP) algorithm is used in the image-based pose estimation and achieves a rotation relative error of less than 8% and a translation relative error of less than 10%. The complementary algorithm is adopted in the motion-based pose estimation to smooth the results. Experimental results verified the proposed system.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124425870","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7169276
G. Lopez, E. Napoli, Domenico Meglio, A. Strollo
Computer Vision is a more and more pervasive technology in nowadays image and video processing applications: examples include image driven search, stereoscopical matching, panorama stitching and industrial automation. Compact Descriptors for Visual Search (CDVS) is an algorithm for Computer Vision recently proposed as part of the MPEG-7 standard: it has the ability to select points of interest in the image (also referred to as keypoints) that exhibit robustness, in a certain degree, with respect to changes like homogeneous variations in luminance, changes in point of view, rotations, rescaling and geometrical distortion of the image. Keypoint Refinement is a phase of the CDVS algorithm which is aimed at discarding candidate keypoints that are likely to be unstable for their algebraic properties. This paper presents an FPGA circuit design that implements this phase on fixed point data with real time compatible throughput. Implementation results show a negligible impact on resources allocation even on mid-sized FPGAs.
{"title":"An FPGA processor for real-time, fixed-point refinement of CDVS keypoints","authors":"G. Lopez, E. Napoli, Domenico Meglio, A. Strollo","doi":"10.1109/ISCAS.2015.7169276","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7169276","url":null,"abstract":"Computer Vision is a more and more pervasive technology in nowadays image and video processing applications: examples include image driven search, stereoscopical matching, panorama stitching and industrial automation. Compact Descriptors for Visual Search (CDVS) is an algorithm for Computer Vision recently proposed as part of the MPEG-7 standard: it has the ability to select points of interest in the image (also referred to as keypoints) that exhibit robustness, in a certain degree, with respect to changes like homogeneous variations in luminance, changes in point of view, rotations, rescaling and geometrical distortion of the image. Keypoint Refinement is a phase of the CDVS algorithm which is aimed at discarding candidate keypoints that are likely to be unstable for their algebraic properties. This paper presents an FPGA circuit design that implements this phase on fixed point data with real time compatible throughput. Implementation results show a negligible impact on resources allocation even on mid-sized FPGAs.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"298 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124262431","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7168636
R. Ritter, Matthias Lorenz, M. Ortmanns
This paper describes a fundamental limitation of the implicit anti-aliasing filter in continuous-time feedback compensated sigma-delta modulators and a method to overcome it. This anti-aliasing filter can be used to relax an additionally required pre filtering stage. If a strong alias rejection is required, commonly used continuous-time feedback compensated sigma-delta modulators would need some pre-filtering or a large oversampling ratio. The described technique generates a notch at the sampling frequency to improve the performance of the antialiasing filter. This method is possible without additional active components or large oversampling ratios. It is also very robust against component mismatch.
{"title":"Anti-aliasing filter improvement in continuous-time feedback sigma-delta modulators","authors":"R. Ritter, Matthias Lorenz, M. Ortmanns","doi":"10.1109/ISCAS.2015.7168636","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168636","url":null,"abstract":"This paper describes a fundamental limitation of the implicit anti-aliasing filter in continuous-time feedback compensated sigma-delta modulators and a method to overcome it. This anti-aliasing filter can be used to relax an additionally required pre filtering stage. If a strong alias rejection is required, commonly used continuous-time feedback compensated sigma-delta modulators would need some pre-filtering or a large oversampling ratio. The described technique generates a notch at the sampling frequency to improve the performance of the antialiasing filter. This method is possible without additional active components or large oversampling ratios. It is also very robust against component mismatch.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129572631","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7168656
J. Wichard, M. Ogorzałek, C. Merkwirth
We describe a method for construction of specific types of Neural Networks composed of structures directly linked to the structure of the molecule under consideration. Each molecule can be represented by a unique neural connectivity problem (graph) which can be programmed onto a Cellular Neural Network. The idea was to translate chemical structures like small organic molecules or peptides into a self learning environment which is CNN based. In the case of small molecules, each cell of the CNN stands for one atom of the molecule under consideration. But in contrast to the standard CNN architecture where each cell is connected to the neighboring cells, only those cells of the feature net are connected for which there also exists a chemical bond in the molecule under consideration. This implies that the feature net topology varies from molecule to molecule. In the case of peptides, the amino acids that form the building blocks of the peptide are reflected by the CNN cells wherein the amino acid sequence defines the network topology. Unlike the standard CNN used for image processing, there are no input values like the input image that are fed into the feature net. Instead, all information about the input molecule is supplied to the feature net by means of the topology. The output of several feature nets is fed into a supervisor neural network which computes the final output value. The combination of several feature nets and a supervisor networks constitutes the Molecular Graph Network (MGN). The designed networks are used for selection of molecules representing wanted properties such as activity against specific diseases, interactions with other compounds, toxicity etc. and possibly being candidates to be tested further as new drugs.
{"title":"CNN in drug design — Recent developments","authors":"J. Wichard, M. Ogorzałek, C. Merkwirth","doi":"10.1109/ISCAS.2015.7168656","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168656","url":null,"abstract":"We describe a method for construction of specific types of Neural Networks composed of structures directly linked to the structure of the molecule under consideration. Each molecule can be represented by a unique neural connectivity problem (graph) which can be programmed onto a Cellular Neural Network. The idea was to translate chemical structures like small organic molecules or peptides into a self learning environment which is CNN based. In the case of small molecules, each cell of the CNN stands for one atom of the molecule under consideration. But in contrast to the standard CNN architecture where each cell is connected to the neighboring cells, only those cells of the feature net are connected for which there also exists a chemical bond in the molecule under consideration. This implies that the feature net topology varies from molecule to molecule. In the case of peptides, the amino acids that form the building blocks of the peptide are reflected by the CNN cells wherein the amino acid sequence defines the network topology. Unlike the standard CNN used for image processing, there are no input values like the input image that are fed into the feature net. Instead, all information about the input molecule is supplied to the feature net by means of the topology. The output of several feature nets is fed into a supervisor neural network which computes the final output value. The combination of several feature nets and a supervisor networks constitutes the Molecular Graph Network (MGN). The designed networks are used for selection of molecules representing wanted properties such as activity against specific diseases, interactions with other compounds, toxicity etc. and possibly being candidates to be tested further as new drugs.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"72 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126772388","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-07-30DOI: 10.1109/ISCAS.2015.7168631
Mahmoud Sadollahi, G. Temes
This paper presents a noise-coupled VCO-based two-stage delta-sigma ADC, which achieves third-order noise-shaping with only one active integrator. Noise-coupling technique is applied to VCO-based quantizer to get second-order noise-shaping, used as a second stage in two-stage delta-sigma ADC to overcome the nonlinearity of the VCO. The first stage is a first-order delta-sigma modulator with a three-bit quantizer. To verify the idea, the proposed architecture has been analyzed and simulated.
{"title":"Two-stage ΔΣ ADC with noise-coupled VCO-based quantizer","authors":"Mahmoud Sadollahi, G. Temes","doi":"10.1109/ISCAS.2015.7168631","DOIUrl":"https://doi.org/10.1109/ISCAS.2015.7168631","url":null,"abstract":"This paper presents a noise-coupled VCO-based two-stage delta-sigma ADC, which achieves third-order noise-shaping with only one active integrator. Noise-coupling technique is applied to VCO-based quantizer to get second-order noise-shaping, used as a second stage in two-stage delta-sigma ADC to overcome the nonlinearity of the VCO. The first stage is a first-order delta-sigma modulator with a three-bit quantizer. To verify the idea, the proposed architecture has been analyzed and simulated.","PeriodicalId":410788,"journal":{"name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124070138","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：