Pub Date : 2015-12-01DOI: 10.1109/NSEC.2015.7396346
H. M. Tahir, Muhammad Nadeem, N. Zafar
The Field of Formal Methods (FM) is a growing field that uses mathematical notations for making accurate and unambiguous specifications, so that in the early phases of software development discrepancies and errors are identified. By using the popular kind of formal methods i.e. VDM, the quality of design, system specification and verification of software can be improved effectively. In this paper, formal specification of an e-Health system is described by using VDM-SL. VDM-SL is a popular formal method used for the specification of software and hardware systems. Formal methods are not only applicable for creating and verifying specifications of mission critical systems, but also for the business and commercial systems, we can use formal methods. This paper is a motivation to use formal methods for creating specifications, validating and verifying specifications of software systems. In this way, development time, testing and maintenance cost in building software is greatly reduced.
{"title":"Specifying electronic health system with vienna development method specification language","authors":"H. M. Tahir, Muhammad Nadeem, N. Zafar","doi":"10.1109/NSEC.2015.7396346","DOIUrl":"https://doi.org/10.1109/NSEC.2015.7396346","url":null,"abstract":"The Field of Formal Methods (FM) is a growing field that uses mathematical notations for making accurate and unambiguous specifications, so that in the early phases of software development discrepancies and errors are identified. By using the popular kind of formal methods i.e. VDM, the quality of design, system specification and verification of software can be improved effectively. In this paper, formal specification of an e-Health system is described by using VDM-SL. VDM-SL is a popular formal method used for the specification of software and hardware systems. Formal methods are not only applicable for creating and verifying specifications of mission critical systems, but also for the business and commercial systems, we can use formal methods. This paper is a motivation to use formal methods for creating specifications, validating and verifying specifications of software systems. In this way, development time, testing and maintenance cost in building software is greatly reduced.","PeriodicalId":113822,"journal":{"name":"2015 National Software Engineering Conference (NSEC)","volume":"101 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115962392","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：