Pub Date : 2009-11-20DOI: 10.1109/HLDVT.2009.5340185
P. Kalla, Prabhat Mishra
Welcome to the 2009 IEEE International High Level Design Validation and Test Workshop, the 14th in a series of events that explores emerging trends, innovative research and scalable solutions in the areas of validation and test for electronic systems. The two day technical program includes exciting sessions on topics such as design validation approaches at RTL and at system-level, high-level modeling techniques to assist validation, formal verification, and post-silicon validation and debug.
{"title":"Chairs' welcome message","authors":"P. Kalla, Prabhat Mishra","doi":"10.1109/HLDVT.2009.5340185","DOIUrl":"https://doi.org/10.1109/HLDVT.2009.5340185","url":null,"abstract":"Welcome to the 2009 IEEE International High Level Design Validation and Test Workshop, the 14th in a series of events that explores emerging trends, innovative research and scalable solutions in the areas of validation and test for electronic systems. The two day technical program includes exciting sessions on topics such as design validation approaches at RTL and at system-level, high-level modeling techniques to assist validation, formal verification, and post-silicon validation and debug.","PeriodicalId":204520,"journal":{"name":"High Level Design Validation and Test Workshop","volume":"68 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125870163","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2009-11-01DOI: 10.1109/HLDVT.2009.5340187
Sunil R. Shenoy
I will discuss the use of high level design and abstraction for modeling, simulation and validation of leadership microprocessors, the challenges we have faced in this domain, our learnings and our vision and strategy for the future.
{"title":"Leadership Microprocessors: Validation, debug and test","authors":"Sunil R. Shenoy","doi":"10.1109/HLDVT.2009.5340187","DOIUrl":"https://doi.org/10.1109/HLDVT.2009.5340187","url":null,"abstract":"I will discuss the use of high level design and abstraction for modeling, simulation and validation of leadership microprocessors, the challenges we have faced in this domain, our learnings and our vision and strategy for the future.","PeriodicalId":204520,"journal":{"name":"High Level Design Validation and Test Workshop","volume":"506 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2009-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121322280","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2005-11-30DOI: 10.1109/HLDVT.2005.1568845
Andrew Piziali, A. Ziv
We prove the correctness of an original method for generating components that capture the occurrence of events, and monitor logical and temporal properties of hardware/software embedded systems. The properties are written in PSL, under the form of assertions in declarative form. The method is based on a library of primitive digital components for the PSL temporal operators. These building blocks are interconnected to construct complex properties, resulting in a synthesizable digital module that can be properly linked to the digital system under scrutiny. The proof reported in this paper applies to the weak version of all "foundation language" operators.
{"title":"Panel: Functional coverage - is your design exposed?","authors":"Andrew Piziali, A. Ziv","doi":"10.1109/HLDVT.2005.1568845","DOIUrl":"https://doi.org/10.1109/HLDVT.2005.1568845","url":null,"abstract":"We prove the correctness of an original method for generating components that capture the occurrence of events, and monitor logical and temporal properties of hardware/software embedded systems. The properties are written in PSL, under the form of assertions in declarative form. The method is based on a library of primitive digital components for the PSL temporal operators. These building blocks are interconnected to construct complex properties, resulting in a synthesizable digital module that can be properly linked to the digital system under scrutiny. The proof reported in this paper applies to the weak version of all \"foundation language\" operators.","PeriodicalId":204520,"journal":{"name":"High Level Design Validation and Test Workshop","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2005-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116344360","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/HLDVT.2007.4392786
Tommy Bojan, I. Frumkin, R. Mauri
CPU Post-Silicon functional validation is the last "guardian" logic-wise before delivering the product to the market. In each CPU generation, the challenges are larger due to increasingly complex architectures, budget constraints and shorter schedules. Success can be achieved just with the novel approaches across different validation teams, and with a complex of state-of-the-art validation software, hardware, execution and silicon debug environments. Budget constraints lead to high automation and efficient validation process. Though Intel Corporation has different divisions, mutual help and hard work and optimization ensures high quality product within the schedule.
{"title":"Intel's Post Silicon functional validation approach","authors":"Tommy Bojan, I. Frumkin, R. Mauri","doi":"10.1109/HLDVT.2007.4392786","DOIUrl":"https://doi.org/10.1109/HLDVT.2007.4392786","url":null,"abstract":"CPU Post-Silicon functional validation is the last \"guardian\" logic-wise before delivering the product to the market. In each CPU generation, the challenges are larger due to increasingly complex architectures, budget constraints and shorter schedules. Success can be achieved just with the novel approaches across different validation teams, and with a complex of state-of-the-art validation software, hardware, execution and silicon debug environments. Budget constraints lead to high automation and efficient validation process. Though Intel Corporation has different divisions, mutual help and hard work and optimization ensures high quality product within the schedule.","PeriodicalId":204520,"journal":{"name":"High Level Design Validation and Test Workshop","volume":"526 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114638756","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：