Pub Date : 2024-02-18DOI: 10.1109/ISSCC49657.2024.10454411
Marios Gourdouparis, Chengyao Shi, Yuming He, Stefano Stanzione, Robert Ukropec, Pieter Gijsenbergh, Veronique Rochus, Nick Van Helleputte, Wouter Serdijn, Yao-Hong Liu
{"title":"An Ultrasound-Powering TX with a Global Charge-Redistribution Adiabatic Drive Achieving 69% Power Reduction and 53° Maximum Beam Steering Angle for Implantable Applications.","authors":"Marios Gourdouparis, Chengyao Shi, Yuming He, Stefano Stanzione, Robert Ukropec, Pieter Gijsenbergh, Veronique Rochus, Nick Van Helleputte, Wouter Serdijn, Yao-Hong Liu","doi":"10.1109/ISSCC49657.2024.10454411","DOIUrl":"https://doi.org/10.1109/ISSCC49657.2024.10454411","url":null,"abstract":"","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2024 ","pages":"102-104"},"PeriodicalIF":0.0,"publicationDate":"2024-02-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7616551/pdf/","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"142482275","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2024-02-01Epub Date: 2024-03-13DOI: 10.1109/isscc49657.2024.10454277
Han Hao, Andrew G Richardson, Yixiao Ding, Lin Du, Mark G Allen, Jan Van der Spiegel, Firooz Aflatouni
{"title":"17.10 A 0.4V, 750nW, Individually Accessible Wireless Capacitive Sensor Interface IC for a Tactile Sensing Network.","authors":"Han Hao, Andrew G Richardson, Yixiao Ding, Lin Du, Mark G Allen, Jan Van der Spiegel, Firooz Aflatouni","doi":"10.1109/isscc49657.2024.10454277","DOIUrl":"10.1109/isscc49657.2024.10454277","url":null,"abstract":"","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2024 ","pages":""},"PeriodicalIF":0.0,"publicationDate":"2024-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC11019905/pdf/","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140864681","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-02-25DOI: 10.1109/ISSCC.2016.7418073
Vijay Viswam, Jelena Dragas, Amir Shadmani, Yihui Chen, Alexander Stettler, Jan Müller, Andreas Hierlemann
Various CMOS-based micro-electrode arrays (MEAs) have been developed in recent years for extracellular electrophysiological recording/stimulation of electrogenic cells [1-5]. Mostly two approaches have been used: (i) the activepixel approach (APS) [2-4], which features simultaneous readout of all electrodes, however, at the expense of a comparably high noise level, and (ii) the switchmatrix (SM) approach, which yields better noise performance, whereas only a subset of electrodes (e.g.,1024) is simultaneously read out [5]. All systems feature, at most, voltage recording and/or voltage/current stimulation functionalities.
{"title":"22.8 Multi-Functional Microelectrode Array System Featuring 59,760 Electrodes, 2048 Electrophysiology Channels, Impedance and Neurotransmitter Measurement Units.","authors":"Vijay Viswam, Jelena Dragas, Amir Shadmani, Yihui Chen, Alexander Stettler, Jan Müller, Andreas Hierlemann","doi":"10.1109/ISSCC.2016.7418073","DOIUrl":"10.1109/ISSCC.2016.7418073","url":null,"abstract":"<p><p>Various CMOS-based micro-electrode arrays (MEAs) have been developed in recent years for extracellular electrophysiological recording/stimulation of electrogenic cells [1-5]. Mostly two approaches have been used: (i) the activepixel approach (APS) [2-4], which features simultaneous readout of all electrodes, however, at the expense of a comparably high noise level, and (ii) the switchmatrix (SM) approach, which yields better noise performance, whereas only a subset of electrodes (e.g.,1024) is simultaneously read out [5]. All systems feature, at most, voltage recording and/or voltage/current stimulation functionalities.</p>","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2016 ","pages":"394-396"},"PeriodicalIF":0.0,"publicationDate":"2016-02-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7612103/pdf/EMS140529.pdf","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"39732956","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-01-01DOI: 10.1109/ISSCC.2016.7417953
Wanyeong Jung, Junhua Gu, Paul D Myers, Minseob Shim, Seokhyeon Jeong, Kaiyuan Yang, Myungjoon Choi, ZhiYoong Foo, Suyoung Bang, Sechang Oh, Dennis Sylvester, David Blaauw
As Internet-of-Things (IoT) systems proliferate, there is a greater demand for small and efficient power management units. Fully integrated switched-capacitor (SC) DC-DC converters are promising candidates due to their small form factor and low quiescent power, aided by dynamic activity scaling [1-3]. However, they offer a limited number of conversion ratios, making them challenging to use in actual systems since they often require multiple output voltages (to reduce power consumption) and use various input power sources (to maximize flexibility). In addition, maintaining both high efficiency and fast load response is difficult at low output current levels, which is critical for IoT devices as they often target low standby power to preserve battery charge. This paper presents a fully integrated power management system that converts an input voltage within a 0.9-to-4V range to 3 fixed output voltages: 0.6V, 1.2V, and 3.3V. A 7-stage binary-reconfigurable DC-DC converter [1-2] enables the wide input voltage range. Three-way dynamic frequency control maintains converter operation at near-optimum conversion efficiency under widely varying load conditions from 5nW to 500μW. A proposed load-proportional bias scheme helps maintain high efficiency at low output power, fast response time at high output power and retains stability across the entire operating range. Analog drop detectors improve load response time even at low output power, allowing the converter to avoid the need for external sleep/wakeup control signals. Within a range of 1-to-4V input voltage and 20nW-500μW output power, the converter shows >60% conversion efficiency, while maintaining responsiveness to a 100× sudden current increase.
{"title":"A 60%-Efficiency 20nW-500µW Tri-Output Fully Integrated Power Management Unit with Environmental Adaptation and Load-Proportional Biasing for IoT Systems.","authors":"Wanyeong Jung, Junhua Gu, Paul D Myers, Minseob Shim, Seokhyeon Jeong, Kaiyuan Yang, Myungjoon Choi, ZhiYoong Foo, Suyoung Bang, Sechang Oh, Dennis Sylvester, David Blaauw","doi":"10.1109/ISSCC.2016.7417953","DOIUrl":"https://doi.org/10.1109/ISSCC.2016.7417953","url":null,"abstract":"As Internet-of-Things (IoT) systems proliferate, there is a greater demand for small and efficient power management units. Fully integrated switched-capacitor (SC) DC-DC converters are promising candidates due to their small form factor and low quiescent power, aided by dynamic activity scaling [1-3]. However, they offer a limited number of conversion ratios, making them challenging to use in actual systems since they often require multiple output voltages (to reduce power consumption) and use various input power sources (to maximize flexibility). In addition, maintaining both high efficiency and fast load response is difficult at low output current levels, which is critical for IoT devices as they often target low standby power to preserve battery charge. This paper presents a fully integrated power management system that converts an input voltage within a 0.9-to-4V range to 3 fixed output voltages: 0.6V, 1.2V, and 3.3V. A 7-stage binary-reconfigurable DC-DC converter [1-2] enables the wide input voltage range. Three-way dynamic frequency control maintains converter operation at near-optimum conversion efficiency under widely varying load conditions from 5nW to 500μW. A proposed load-proportional bias scheme helps maintain high efficiency at low output power, fast response time at high output power and retains stability across the entire operating range. Analog drop detectors improve load response time even at low output power, allowing the converter to avoid the need for external sleep/wakeup control signals. Within a range of 1-to-4V input voltage and 20nW-500μW output power, the converter shows >60% conversion efficiency, while maintaining responsiveness to a 100× sudden current increase.","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2016 ","pages":"154-155"},"PeriodicalIF":0.0,"publicationDate":"2016-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISSCC.2016.7417953","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"34325225","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-01-01DOI: 10.1109/ISSCC.2016.7417927
Taekwang Jang, Myungjoon Choi, Seokhyeon Jeong, Suyoung Bang, Dennis Sylvester, David Blaauw
Miniaturized computing platforms typically operate under restricted battery capacity due to their size [1]. Due to low duty cycles in many sensing applications, sleep-mode power can dominate the total energy budget. Wakeup timers are a key always-on component in such sleep modes and must therefore be designed with aggressive power consumption targets (e.g., <;10nW). Also, accurate timing generation is critical for peer-to-peer communication between sensor platforms [1]. Although a 32kHz crystal oscillator can provide low power [2] and accurate long-term stability, the requirement of an off-chip component complicates system integration for small wireless sensor nodes (WSNs).
{"title":"A 4.7nW 13ppm/°C Self-Biased Wakeup Timer Using a Switched-Resistor Scheme.","authors":"Taekwang Jang, Myungjoon Choi, Seokhyeon Jeong, Suyoung Bang, Dennis Sylvester, David Blaauw","doi":"10.1109/ISSCC.2016.7417927","DOIUrl":"https://doi.org/10.1109/ISSCC.2016.7417927","url":null,"abstract":"Miniaturized computing platforms typically operate under restricted battery capacity due to their size [1]. Due to low duty cycles in many sensing applications, sleep-mode power can dominate the total energy budget. Wakeup timers are a key always-on component in such sleep modes and must therefore be designed with aggressive power consumption targets (e.g., <;10nW). Also, accurate timing generation is critical for peer-to-peer communication between sensor platforms [1]. Although a 32kHz crystal oscillator can provide low power [2] and accurate long-term stability, the requirement of an off-chip component complicates system integration for small wireless sensor nodes (WSNs).","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2016 ","pages":"102-103"},"PeriodicalIF":0.0,"publicationDate":"2016-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISSCC.2016.7417927","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"34325224","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-01-01DOI: 10.1109/ISSCC.2016.7417985
Wanyeong Jung, Dennis Sylvester, David Blaauw
Switched-capacitor (SC) DC-DC converters have several advantages over inductive DC-DC converters in that they are easily integrated on-chip and can scale to desired power levels, rendering themselves promising for integrated voltage regulators, especially for small, low-power systems. However, many SC DC-DC converters offer only a few conversion ratios, limiting their use for systems in which either the input or output voltages vary. This is particularly important in wireless systems where battery voltage degrades slowly. [1] proposed a technique to reconfigure cascaded SC converters to achieve arbitrary binary ratios: p/2N, 0<;p<;2N, where N is the number of cascaded stages. This structure was improved in [2] by reversing the cascading order to increase output conductance and in [3] by using a positive feedback approach. However, this design still provides less output conductance than previous works offering only a small fixed number of ratios [4,5]. This paper presents an SC DC-DC converter that can be reconfigured to have any arbitrary rational conversion ratio: p/q, 0<;p<;q≤2N+1. The key idea of the design, which we refer to as a rational DC-DC converter, is to incorporate negative voltage feedback into the cascaded converter stages using negative-generating converter stages (“voltage negators”); this enables reconfiguring of both the numerator p and denominator q of the conversion ratio. With help from the current supply of the voltage negators, output conductance becomes comparable to conventional few-ratio SC DC-DC designs. Hence, the proposed design achieves a resolution higher than previous binary SC converters while maintaining the conversion efficiency of dedicated few-ratio SC converters. Using only 3 cascaded converter stages and 2 voltage negator stages, the rational converter implemented in 0.18μm CMOS offers 79 conversion ratios and achieves >90% efficiency when downconverting from 2V to a 1.1-to-1.86V output voltage range.
{"title":"A Rational-Conversion-Ratio Switched-Capacitor DC-DC Converter Using Negative-Output Feedback.","authors":"Wanyeong Jung, Dennis Sylvester, David Blaauw","doi":"10.1109/ISSCC.2016.7417985","DOIUrl":"https://doi.org/10.1109/ISSCC.2016.7417985","url":null,"abstract":"Switched-capacitor (SC) DC-DC converters have several advantages over inductive DC-DC converters in that they are easily integrated on-chip and can scale to desired power levels, rendering themselves promising for integrated voltage regulators, especially for small, low-power systems. However, many SC DC-DC converters offer only a few conversion ratios, limiting their use for systems in which either the input or output voltages vary. This is particularly important in wireless systems where battery voltage degrades slowly. [1] proposed a technique to reconfigure cascaded SC converters to achieve arbitrary binary ratios: p/2N, 0<;p<;2N, where N is the number of cascaded stages. This structure was improved in [2] by reversing the cascading order to increase output conductance and in [3] by using a positive feedback approach. However, this design still provides less output conductance than previous works offering only a small fixed number of ratios [4,5]. This paper presents an SC DC-DC converter that can be reconfigured to have any arbitrary rational conversion ratio: p/q, 0<;p<;q≤2N+1. The key idea of the design, which we refer to as a rational DC-DC converter, is to incorporate negative voltage feedback into the cascaded converter stages using negative-generating converter stages (“voltage negators”); this enables reconfiguring of both the numerator p and denominator q of the conversion ratio. With help from the current supply of the voltage negators, output conductance becomes comparable to conventional few-ratio SC DC-DC designs. Hence, the proposed design achieves a resolution higher than previous binary SC converters while maintaining the conversion efficiency of dedicated few-ratio SC converters. Using only 3 cascaded converter stages and 2 voltage negator stages, the rational converter implemented in 0.18μm CMOS offers 79 conversion ratios and achieves >90% efficiency when downconverting from 2V to a 1.1-to-1.86V output voltage range.","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2016 ","pages":"218-219"},"PeriodicalIF":0.0,"publicationDate":"2016-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISSCC.2016.7417985","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"34325226","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-01-01DOI: 10.1109/ISSCC.2016.7418061
Inhee Lee, Wootaek Lim, Alan Teran, Jamie Phillips, Dennis Sylvester, David Blaauw
Energy harvesting is an attractive solution to extend system lifetime for internet of everything (IoE) nodes. Ambient light is a common energy source that can be harvested by photovoltaic (PV) cells. However, light intensity varies widely depending on location, ranging from ~10s of lux in dim indoor conditions to ~100klux under direct sunlight. Designing a fully integrated light harvester that spans such a wide range of light intensity with high efficiency is challenging, especially since typically low PV cell voltage requires a high upconversion ratio and PV-cell voltage/current characteristics change significantly with light intensity. Boost DC-DC converters are a typical energy-harvesting solution with high conversion efficiency, but they require a large off-chip inductor and hence cannot be fully integrated, increasing system size [1-3]. Recently, switched-capacitor (SC) DC-DC converters have been actively researched to enable fully-integrated energy harvesting using on-chip capacitors [4-6]. However, their efficiency has typically been limited to the 40-to-55% range at low input power levels (≤1μW) due to conduction/switching losses.
{"title":"A >78%-Efficient Light Harvester over 100-to-100klux with Reconfigurable PV-Cell Network and MPPT Circuit.","authors":"Inhee Lee, Wootaek Lim, Alan Teran, Jamie Phillips, Dennis Sylvester, David Blaauw","doi":"10.1109/ISSCC.2016.7418061","DOIUrl":"https://doi.org/10.1109/ISSCC.2016.7418061","url":null,"abstract":"Energy harvesting is an attractive solution to extend system lifetime for internet of everything (IoE) nodes. Ambient light is a common energy source that can be harvested by photovoltaic (PV) cells. However, light intensity varies widely depending on location, ranging from ~10s of lux in dim indoor conditions to ~100klux under direct sunlight. Designing a fully integrated light harvester that spans such a wide range of light intensity with high efficiency is challenging, especially since typically low PV cell voltage requires a high upconversion ratio and PV-cell voltage/current characteristics change significantly with light intensity. Boost DC-DC converters are a typical energy-harvesting solution with high conversion efficiency, but they require a large off-chip inductor and hence cannot be fully integrated, increasing system size [1-3]. Recently, switched-capacitor (SC) DC-DC converters have been actively researched to enable fully-integrated energy harvesting using on-chip capacitors [4-6]. However, their efficiency has typically been limited to the 40-to-55% range at low input power levels (≤1μW) due to conduction/switching losses.","PeriodicalId":72811,"journal":{"name":"Digest of technical papers. IEEE International Solid-State Circuits Conference","volume":"2016 ","pages":"370-371"},"PeriodicalIF":0.0,"publicationDate":"2016-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/ISSCC.2016.7418061","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"34325624","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"OA","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
扫码关注我们
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号