Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90082-6
Helnye Azaria, Daniel Tabak
A bit-sliced hardware realization of a CMOVE Architecture microcomputer is proposed. AMD 2900 euqipment is used in most parts of the system, currently under construction. A comparative study of performance of arithmetic operations, between the CMOVE processor and existing microprocessors (Intel 8085, 8086, Motorola 68000 and Zilog 8000) has been conducted for both single and multiple precision addition and multiplication. CMOVE turned out to be faster, particularly for multiplications at any precision level. In single-byte addition its performance is comparable to Intel 8085, which is even slightly faster than the CMOVE for this case. An extension of the system into a distributed processor with a capability of connection to a large number of peripherals has been proposed.
{"title":"Bit-sliced realization of a CMOVE architecture microcomputer","authors":"Helnye Azaria, Daniel Tabak","doi":"10.1016/0303-1268(80)90082-6","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90082-6","url":null,"abstract":"<div><p>A bit-sliced hardware realization of a CMOVE Architecture microcomputer is proposed. AMD 2900 euqipment is used in most parts of the system, currently under construction. A comparative study of performance of arithmetic operations, between the CMOVE processor and existing microprocessors (Intel 8085, 8086, Motorola 68000 and Zilog 8000) has been conducted for both single and multiple precision addition and multiplication. CMOVE turned out to be faster, particularly for multiplications at any precision level. In single-byte addition its performance is comparable to Intel 8085, which is even slightly faster than the CMOVE for this case. An extension of the system into a distributed processor with a capability of connection to a large number of peripherals has been proposed.</p></div>","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"6 6","pages":"Pages 373-379"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90082-6","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"71877565","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90084-X
R Männer, W Schneider , B De Luigi , K Posner
The Heidelberg Multi-Processor-System is described. It will be used for online-data reduction, trigger processing, image processing, etc. The system consists of typically up to 300 processor-modules and several global memory modules. They are interconnected by a multi-common-bus for data transfer and a multiple synchronization bus for processor/task-scheduling. Hardware and software have been designed to be free of bottle-necks: the number of modules and the bus capacity are not limited. An increased system size does not lead to increased memory or bus interferences. The system has also been designed to be fault-tolerant: hardware and software are organized totally decentralized; most temporary and permanent memory and bus transfer faults are corrected by hardware. Defective modules or busses are disabled by software; the system continues its operation with almost the same speed.
{"title":"A general-purpose multi-micro-system with high fault-tolerance and unlimited system-capacity","authors":"R Männer, W Schneider , B De Luigi , K Posner","doi":"10.1016/0303-1268(80)90084-X","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90084-X","url":null,"abstract":"<div><p>The Heidelberg Multi-Processor-System is described. It will be used for online-data reduction, trigger processing, image processing, etc. The system consists of typically up to 300 processor-modules and several global memory modules. They are interconnected by a multi-common-bus for data transfer and a multiple synchronization bus for processor/task-scheduling. Hardware and software have been designed to be free of bottle-necks: the number of modules and the bus capacity are not limited. An increased system size does not lead to increased memory or bus interferences. The system has also been designed to be fault-tolerant: hardware and software are organized totally decentralized; most temporary and permanent memory and bus transfer faults are corrected by hardware. Defective modules or busses are disabled by software; the system continues its operation with almost the same speed.</p></div>","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"6 6","pages":"Pages 388-390"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90084-X","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"71877569","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90090-5
G. Szanto, J. Bos
{"title":"Function-microcomputers for computer graphics","authors":"G. Szanto, J. Bos","doi":"10.1016/0303-1268(80)90090-5","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90090-5","url":null,"abstract":"","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"39 1","pages":"410-416"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"76702685","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90077-2
Lorenzo Mezzalira
{"title":"Introduction to the special section: Papers presented as ‘short notes’ at the EUROMICRO 80 symposium","authors":"Lorenzo Mezzalira","doi":"10.1016/0303-1268(80)90077-2","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90077-2","url":null,"abstract":"","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"6 6","pages":"Page 353"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90077-2","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"71877296","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90081-4
P Levi
An implementation of a minimal subset of the PDV-communication protocol is introduced. This subset allows connections which are protected against double transmission errors and offers data flow control on the link level.
{"title":"Realization of a simple serial process data highway (PDV-bus) station","authors":"P Levi","doi":"10.1016/0303-1268(80)90081-4","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90081-4","url":null,"abstract":"<div><p>An implementation of a minimal subset of the PDV-communication protocol is introduced. This subset allows connections which are protected against double transmission errors and offers data flow control on the link level.</p></div>","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"6 6","pages":"Pages 369-371"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90081-4","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"71877564","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90077-2
L. Mezzalira
{"title":"Introduction to the special section: Papers presented as ‘short notes’ at the EUROMICRO 80 symposium","authors":"L. Mezzalira","doi":"10.1016/0303-1268(80)90077-2","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90077-2","url":null,"abstract":"","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"11 1","pages":"353"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77180463","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90081-4
P. Levi
{"title":"Realization of a simple serial process data highway (PDV-bus) station","authors":"P. Levi","doi":"10.1016/0303-1268(80)90081-4","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90081-4","url":null,"abstract":"","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"331 2 1","pages":"369-371"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"77412050","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1980-11-01DOI: 10.1016/0303-1268(80)90090-5
G Szanto, J van den Bos
A wide range of microprocessor, memory and interface circuits with ever improving specifications and decreasing prices permits us to build efficient and inexpensive microcomputers. These devices are therefore particularly suited as special-purpose modules in many areas of data processing. This report offers a design for a net of closely coupled special-purpose microcomputers in computer graphics. This system performs utility functions for device-independent and terminal dependent graphics. It also serves to emulate certain higher-level functions for output and input handling. Because speed requirements differ greatly, both MOS and bit-slice microprocessors can be applied. Applying dynamically microprogrammable processors will permit run-time changes in the function repertoire. This facility is used for emulation and high-level graphics instructions at the microcode level.
{"title":"Function-microcomputers for computer graphics","authors":"G Szanto, J van den Bos","doi":"10.1016/0303-1268(80)90090-5","DOIUrl":"https://doi.org/10.1016/0303-1268(80)90090-5","url":null,"abstract":"<div><p>A wide range of microprocessor, memory and interface circuits with ever improving specifications and decreasing prices permits us to build efficient and inexpensive microcomputers. These devices are therefore particularly suited as special-purpose modules in many areas of data processing. This report offers a design for a net of closely coupled special-purpose microcomputers in computer graphics. This system performs utility functions for device-independent and terminal dependent graphics. It also serves to emulate certain higher-level functions for output and input handling. Because speed requirements differ greatly, both MOS and bit-slice microprocessors can be applied. Applying dynamically microprogrammable processors will permit run-time changes in the function repertoire. This facility is used for emulation and high-level graphics instructions at the microcode level.</p></div>","PeriodicalId":100495,"journal":{"name":"Euromicro Newsletter","volume":"6 6","pages":"Pages 410-416"},"PeriodicalIF":0.0,"publicationDate":"1980-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0303-1268(80)90090-5","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"71876868","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}