Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818552
Sahar Adil, Adel Al-Jumaily, K. Anam
Crouch Gait (CG) can be observed in the hemiplegia persons after ischemic stroke. Walking with Crouch Gait (CG) shown a large gaits disorder. This paper explores the use of adaptive wavelet extreme learning machine (AW-ELM) to classifying different gait conditions for hemiplegia and healthy subjects. Three participants having a Crouch Gait problem with categories of Mild, Moderate, and Severe gait conditions, also, one Healthy person are used their data in this work. The recognition system extracting number of time and frequency domain features for dimensionality reduction. While for the classification stage, the common Extreme Learning Machine (ELM) classifiers are used. AW-ELM achieved maximum testing accuracy up to 91.149 % and with using majority vote post-processing the accuracy achieves 91.547 %.
{"title":"AW-ELM-based Crouch Gait recognition after ischemic stroke","authors":"Sahar Adil, Adel Al-Jumaily, K. Anam","doi":"10.1109/ICEDSA.2016.7818552","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818552","url":null,"abstract":"Crouch Gait (CG) can be observed in the hemiplegia persons after ischemic stroke. Walking with Crouch Gait (CG) shown a large gaits disorder. This paper explores the use of adaptive wavelet extreme learning machine (AW-ELM) to classifying different gait conditions for hemiplegia and healthy subjects. Three participants having a Crouch Gait problem with categories of Mild, Moderate, and Severe gait conditions, also, one Healthy person are used their data in this work. The recognition system extracting number of time and frequency domain features for dimensionality reduction. While for the classification stage, the common Extreme Learning Machine (ELM) classifiers are used. AW-ELM achieved maximum testing accuracy up to 91.149 % and with using majority vote post-processing the accuracy achieves 91.547 %.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126429036","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818482
A. Omar, M. Rashad, Maryam al-Mullā, H. Attia, Shaimaa Naser, N. Dib, R. Shubair
This paper presents a new design of compact coplanar waveguide (CPW)-fed patch antenna for UWB operation. The shape of the patch is obtained by choosing the six different parameters of the closed form superformula, resulting in a circular patch with sawtooth-like circumference. Simulation results demonstrate that the derived antenna operates in the FCC band (3.1–10.6 GHz) for UWB operation. In comparison to the conventional CPW-fed-circular patch antenna whose optimal diameter is 25 mm, the circular patch of the proposed design has a diameter of 18.2 mm. Moreover, the proposed antenna has an improved group delay, with similar radiation and gain characteristics. Simulation results using HFSS are provided to verify the design and performance.
{"title":"Compact design of UWB CPW-fed-patch antenna using the superformula","authors":"A. Omar, M. Rashad, Maryam al-Mullā, H. Attia, Shaimaa Naser, N. Dib, R. Shubair","doi":"10.1109/ICEDSA.2016.7818482","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818482","url":null,"abstract":"This paper presents a new design of compact coplanar waveguide (CPW)-fed patch antenna for UWB operation. The shape of the patch is obtained by choosing the six different parameters of the closed form superformula, resulting in a circular patch with sawtooth-like circumference. Simulation results demonstrate that the derived antenna operates in the FCC band (3.1–10.6 GHz) for UWB operation. In comparison to the conventional CPW-fed-circular patch antenna whose optimal diameter is 25 mm, the circular patch of the proposed design has a diameter of 18.2 mm. Moreover, the proposed antenna has an improved group delay, with similar radiation and gain characteristics. Simulation results using HFSS are provided to verify the design and performance.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129144243","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818470
F. T. Almutairi, Reem T. Almutairi
In this paper, a developed theoretical model of phase-locked loops (PLL) frequency synthesizer is presented. The proposed model aims to improve the control accuracy and reducing the lock time. A conventional phase-locked loop is designed using a backstepping control algorithm to operate at 2.2GHz using 0.18μm CMOS technology. The lock time was reduced by adding backstepping technology in addition with the traditional second order loop filter and the tuning variables of the backstepping control in order to ensure the control accuracy. The simulation results indicate that the performance of backstepping PLL control are superior and are more effective than conventional PLL. The lock time for the conventional PLL was 2.1 μs. By adding backstepping controller the lock time become 1μs showing the improvement and reduction of the lock time by 53% over the conventional PLL.
{"title":"Fast-lock phase-locked loop with adaptive controller in 0.18-μm CMOS","authors":"F. T. Almutairi, Reem T. Almutairi","doi":"10.1109/ICEDSA.2016.7818470","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818470","url":null,"abstract":"In this paper, a developed theoretical model of phase-locked loops (PLL) frequency synthesizer is presented. The proposed model aims to improve the control accuracy and reducing the lock time. A conventional phase-locked loop is designed using a backstepping control algorithm to operate at 2.2GHz using 0.18μm CMOS technology. The lock time was reduced by adding backstepping technology in addition with the traditional second order loop filter and the tuning variables of the backstepping control in order to ensure the control accuracy. The simulation results indicate that the performance of backstepping PLL control are superior and are more effective than conventional PLL. The lock time for the conventional PLL was 2.1 μs. By adding backstepping controller the lock time become 1μs showing the improvement and reduction of the lock time by 53% over the conventional PLL.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132269921","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818494
A. Adam, A. Elnady, A. Ghias
This paper deals with controlling DC motor speed and/or torque through the multilevel Chopper circuit. The proposed switching circuit consists of four cascaded switching elements with three clamping diodes and four equal or different voltage sources connected in series. The configuration provides a constant five levels of voltage and has the ability to generate and track any reference input voltage within the source voltage range. The generated voltage has relatively very small harmonic and ripples compared to the traditional step down chopper. The profile of the generated voltage positively affects the performance of the motor armature current, the generated dynamic torque and the rotor. The simulation results show adequate voltage reference tracking, smooth speed response and reduced current and torque ripples, which normally reflect in smaller mechanical vibration and acoustic noise.
{"title":"A novel multilevel DC chopper supplying DC motor","authors":"A. Adam, A. Elnady, A. Ghias","doi":"10.1109/ICEDSA.2016.7818494","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818494","url":null,"abstract":"This paper deals with controlling DC motor speed and/or torque through the multilevel Chopper circuit. The proposed switching circuit consists of four cascaded switching elements with three clamping diodes and four equal or different voltage sources connected in series. The configuration provides a constant five levels of voltage and has the ability to generate and track any reference input voltage within the source voltage range. The generated voltage has relatively very small harmonic and ripples compared to the traditional step down chopper. The profile of the generated voltage positively affects the performance of the motor armature current, the generated dynamic torque and the rotor. The simulation results show adequate voltage reference tracking, smooth speed response and reduced current and torque ripples, which normally reflect in smaller mechanical vibration and acoustic noise.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"125 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132348154","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818471
A. Abualsaud, S. Qaisar, Sara H. Ba-Abdullah, Zainab M. Al-Sheikh, M. Akbar
The DSP (Digital Signal Processing) has many advantages over the analog processing. Therefore, with the recent advent of technology most of the signal processing tasks have been transferred from the analog to the digital domain. The ADCs (Analog to Digital Converter) provide a liaison between the real world analog signals and the digital processors. Therefore, ADCs become an elementary part of almost all modern electronic systems. This work focuses on the development of a simple Flash ADC for students demonstration purpose. In this context, a 5-Bit Flash ADC is implemented. Being designed for illustration purpose, the ADC has easily accessible inputs and outputs to each module. In order to keep the system cost effective with an ease of reimplementation. The low cost and easily market available discrete analog components are employed. The digital part is kept configurable with the help of a FPGA (Field Programmable Gate Array) based implementation. The digital circuit implementation is done via Verilog, a HDL (Hardware Description Language). The system implementation is described. Testing results are also presented. These results assure a proper functionality of the designed ADC.
{"title":"Design and implementation of a 5-bit flash ADC for education","authors":"A. Abualsaud, S. Qaisar, Sara H. Ba-Abdullah, Zainab M. Al-Sheikh, M. Akbar","doi":"10.1109/ICEDSA.2016.7818471","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818471","url":null,"abstract":"The DSP (Digital Signal Processing) has many advantages over the analog processing. Therefore, with the recent advent of technology most of the signal processing tasks have been transferred from the analog to the digital domain. The ADCs (Analog to Digital Converter) provide a liaison between the real world analog signals and the digital processors. Therefore, ADCs become an elementary part of almost all modern electronic systems. This work focuses on the development of a simple Flash ADC for students demonstration purpose. In this context, a 5-Bit Flash ADC is implemented. Being designed for illustration purpose, the ADC has easily accessible inputs and outputs to each module. In order to keep the system cost effective with an ease of reimplementation. The low cost and easily market available discrete analog components are employed. The digital part is kept configurable with the help of a FPGA (Field Programmable Gate Array) based implementation. The digital circuit implementation is done via Verilog, a HDL (Hardware Description Language). The system implementation is described. Testing results are also presented. These results assure a proper functionality of the designed ADC.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"45 19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128417875","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818527
Ahmed R. Babikir, A. Jarndal
In this paper, a multi-purpose wireless charger design and implementation procedure is presented. A simple design based on Colpitts oscillator has been used to implement the transmitter side. The structure of the receiver coil has been optimized to improve the coupling efficiency. The system has been fabricated, cased and tested with different mobile devices and tablets.
{"title":"Design and implementation of a multi-purpose wireless charger","authors":"Ahmed R. Babikir, A. Jarndal","doi":"10.1109/ICEDSA.2016.7818527","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818527","url":null,"abstract":"In this paper, a multi-purpose wireless charger design and implementation procedure is presented. A simple design based on Colpitts oscillator has been used to implement the transmitter side. The structure of the receiver coil has been optimized to improve the coupling efficiency. The system has been fabricated, cased and tested with different mobile devices and tablets.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133009762","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818532
Fernando del Ama Gonzalo, J. A. Hernández, Belen Moreno
The potential of cost efficiency of Zero Energy Buildings has not been tackled widely so far. The market of Zero Energy Buildings lacks reliable and cost effective data logging and measuring devices of energy parameters in Buildings. The research group at the Aerospace School of Madrid has addressed the gap by developing wireless sensors to enable energy-supply by means of PV microcells. The challenge for those devices consists of the need of sending data every minute without being affected by the lack of sun. The aim of this paper is to demonstrate by means of experimental data that the proposed device is continuously provided with Tension, so that it can send regular data over the years.
{"title":"Wireless low cost temperature and humidity sensors with PV microcells. Determination of design parameters by means of experimental measurements","authors":"Fernando del Ama Gonzalo, J. A. Hernández, Belen Moreno","doi":"10.1109/ICEDSA.2016.7818532","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818532","url":null,"abstract":"The potential of cost efficiency of Zero Energy Buildings has not been tackled widely so far. The market of Zero Energy Buildings lacks reliable and cost effective data logging and measuring devices of energy parameters in Buildings. The research group at the Aerospace School of Madrid has addressed the gap by developing wireless sensors to enable energy-supply by means of PV microcells. The challenge for those devices consists of the need of sending data every minute without being affected by the lack of sun. The aim of this paper is to demonstrate by means of experimental data that the proposed device is continuously provided with Tension, so that it can send regular data over the years.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127868830","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818557
Abdulrahman Alhamed, S. Alshebeili
This paper presents a hardware architecture for the QR decomposition (QRD) of a complex-valued matrix based on Modified Gram-Schmidt (MGS) algorithm. A high throughput iterative-pipelined design is implemented, which achieves similar performance of a fully parallel-pipelined design, with a significant reduction in hardware usage. For a fixed-point Field Programmable Gate Array (FPGA) implementation optimized to decompose a 4 × 4 complex-valued matrix, an 18.6% reduction in resources utilization is achieved, compared to the fully parallel-pipelined design. Extending the proposed architecture to decompose larger matrices is straight forward, and in such cases more savings with respect to resources utilization can be attained.
{"title":"FPGA implementation of complex-valued QR decomposition","authors":"Abdulrahman Alhamed, S. Alshebeili","doi":"10.1109/ICEDSA.2016.7818557","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818557","url":null,"abstract":"This paper presents a hardware architecture for the QR decomposition (QRD) of a complex-valued matrix based on Modified Gram-Schmidt (MGS) algorithm. A high throughput iterative-pipelined design is implemented, which achieves similar performance of a fully parallel-pipelined design, with a significant reduction in hardware usage. For a fixed-point Field Programmable Gate Array (FPGA) implementation optimized to decompose a 4 × 4 complex-valued matrix, an 18.6% reduction in resources utilization is achieved, compared to the fully parallel-pipelined design. Extending the proposed architecture to decompose larger matrices is straight forward, and in such cases more savings with respect to resources utilization can be attained.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129117786","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818558
Mohammed Awad, Zakaria Al-Qudah, Sahar Idwan, A. Jallad
No matter how sophisticated and advanced an organization's security system is, it remains vulnerable due to the human factor. In this paper, we conducted a survey to analyze the patterns used by the faculty, staff, and students when generating passwords at a small sized university. We found that users are not as aware of security requirements and practices as they think. Moreover, the vast majority of users' passwords are breakable within days or shorter. Interestingly, we found that using numbers and uppercase letters is common among users. However, numbers are mostly used at the end of the passwords and uppercase letters are mostly used at the beginning of passwords. The existence of such trends makes it easier for attackers to generate more effective dictionaries. Based on the analysis in this paper, we make recommendations to IT personnel and the general public to harden the security of their passwords.
{"title":"Password security: Password behavior analysis at a small university","authors":"Mohammed Awad, Zakaria Al-Qudah, Sahar Idwan, A. Jallad","doi":"10.1109/ICEDSA.2016.7818558","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818558","url":null,"abstract":"No matter how sophisticated and advanced an organization's security system is, it remains vulnerable due to the human factor. In this paper, we conducted a survey to analyze the patterns used by the faculty, staff, and students when generating passwords at a small sized university. We found that users are not as aware of security requirements and practices as they think. Moreover, the vast majority of users' passwords are breakable within days or shorter. Interestingly, we found that using numbers and uppercase letters is common among users. However, numbers are mostly used at the end of the passwords and uppercase letters are mostly used at the beginning of passwords. The existence of such trends makes it easier for attackers to generate more effective dictionaries. Based on the analysis in this paper, we make recommendations to IT personnel and the general public to harden the security of their passwords.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"218 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115523995","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2016-12-01DOI: 10.1109/ICEDSA.2016.7818477
H. Attia, Maen Takruri, H. Y. Ali
This paper focuses on the problem of drunk driver which is represent one of the major reasons for traffic accidents during the last decades. Alcohol negatively affects the drunk driver judgment abilities and driving skills. Many engineering solutions have been proposed to reduce the consequences of drunk driving. However, most of these solutions were based on a certain type of control units or though computerized protection systems including wirelessly monitoring facilities. This resulted in having systems with demerits of complexity, high cost and slow response in the case of remote monitoring and remote decision making. These solutions were mainly dependendent on one type of controlling unit as well. To avoid all the above mentioned disadvantages, this paper introduces a simple, cheap and highly responsive design. The proposed design is based on discrete electronic components with processing and decision made locally and does not involve wireless transmission to guarantee the required fast response.
{"title":"Electronic monitoring and protection system for drunk driver based on breath sample testing","authors":"H. Attia, Maen Takruri, H. Y. Ali","doi":"10.1109/ICEDSA.2016.7818477","DOIUrl":"https://doi.org/10.1109/ICEDSA.2016.7818477","url":null,"abstract":"This paper focuses on the problem of drunk driver which is represent one of the major reasons for traffic accidents during the last decades. Alcohol negatively affects the drunk driver judgment abilities and driving skills. Many engineering solutions have been proposed to reduce the consequences of drunk driving. However, most of these solutions were based on a certain type of control units or though computerized protection systems including wirelessly monitoring facilities. This resulted in having systems with demerits of complexity, high cost and slow response in the case of remote monitoring and remote decision making. These solutions were mainly dependendent on one type of controlling unit as well. To avoid all the above mentioned disadvantages, this paper introduces a simple, cheap and highly responsive design. The proposed design is based on discrete electronic components with processing and decision made locally and does not involve wireless transmission to guarantee the required fast response.","PeriodicalId":247318,"journal":{"name":"2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125119122","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：