首页 > 最新文献

ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design最新文献

英文 中文
Analysis and Modeling of Subthreshold Leakage of RT-Components under PTV and State Variation PTV和状态变化下rt组件亚阈值泄漏分析与建模
D. Helms, Günter Ehmen, W. Nebel
In this work we present a SPICE-based RTL subthreshold leakage model analyzing components built in 70nm technology. We present a separation approach regarding inter- and intra-die threshold variations, temperature, supply-voltage, and state dependence. The body-effect and differences between NMOS and PMOS introduce a leakage state dependence of one order of magnitude (Mukhopadhyay, 2003). We show that the leakage of RT-components still shows state dependencies between 20% and 80%. A leakage model not regarding the state can never be more accurate than this. The proposed state aware model has an average error of 6.7% for the RT-components analyzed
在这项工作中,我们提出了一个基于spice的RTL亚阈值泄漏模型,分析了70nm技术构建的组件。我们提出了一种分离方法关于内部和内部的阈值变化,温度,电源电压和状态依赖。NMOS和PMOS之间的体效应和差异引入了一个数量级的泄漏状态依赖(Mukhopadhyay, 2003)。我们表明,rt组件的泄漏仍然显示出20%到80%之间的状态依赖关系。一个不考虑状态的泄漏模型不可能比这更精确。所提出的状态感知模型对所分析的RT-components的平均误差为6.7%
{"title":"Analysis and Modeling of Subthreshold Leakage of RT-Components under PTV and State Variation","authors":"D. Helms, Günter Ehmen, W. Nebel","doi":"10.1145/1165573.1165628","DOIUrl":"https://doi.org/10.1145/1165573.1165628","url":null,"abstract":"In this work we present a SPICE-based RTL subthreshold leakage model analyzing components built in 70nm technology. We present a separation approach regarding inter- and intra-die threshold variations, temperature, supply-voltage, and state dependence. The body-effect and differences between NMOS and PMOS introduce a leakage state dependence of one order of magnitude (Mukhopadhyay, 2003). We show that the leakage of RT-components still shows state dependencies between 20% and 80%. A leakage model not regarding the state can never be more accurate than this. The proposed state aware model has an average error of 6.7% for the RT-components analyzed","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"103 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132470205","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 14
Low-power Fanout Optimization Using MTCMOS and Multi-Vt Techniques 基于MTCMOS和Multi-Vt技术的低功耗扇出优化
B. Amelifard, F. Fallah, Massoud Pedram
This paper addresses the problem of low-power fanout optimization. We show that due to neglecting short-circuit current, previous analytical techniques proposed to optimize the area of a fanout tree may result in excessive power consumption. This show to achieve a low-power fanout tree, an accurate power consumption model should be used as the objective function. Moreover, we propose an efficient method to minimize the total power consumption of a fanout tree by using MTCMOS and multi-Vt techniques. Experimental results show that depending on the activity factor of the circuit, the proposed technique can reduce the power consumption of the fanout tree 18% to 45%
本文研究了低功耗风扇输出优化问题。我们表明,由于忽略了短路电流,以前的分析技术提出的优化风扇树的面积可能会导致过度的功耗。由此可见,要实现低功耗扇出树,应以准确的功耗模型作为目标函数。此外,我们提出了一种有效的方法,利用MTCMOS和多vt技术来最小化扇出树的总功耗。实验结果表明,根据电路的活度因子不同,该技术可将扇出树的功耗降低18% ~ 45%
{"title":"Low-power Fanout Optimization Using MTCMOS and Multi-Vt Techniques","authors":"B. Amelifard, F. Fallah, Massoud Pedram","doi":"10.1145/1165573.1165652","DOIUrl":"https://doi.org/10.1145/1165573.1165652","url":null,"abstract":"This paper addresses the problem of low-power fanout optimization. We show that due to neglecting short-circuit current, previous analytical techniques proposed to optimize the area of a fanout tree may result in excessive power consumption. This show to achieve a low-power fanout tree, an accurate power consumption model should be used as the objective function. Moreover, we propose an efficient method to minimize the total power consumption of a fanout tree by using MTCMOS and multi-Vt techniques. Experimental results show that depending on the activity factor of the circuit, the proposed technique can reduce the power consumption of the fanout tree 18% to 45%","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128335635","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Lifetime Aware Resource Management for Sensor Network Using Distributed Genetic Algorithm 基于分布式遗传算法的传感器网络生命周期感知资源管理
Qinru Qiu, Qing Wu, Daniel J. Burns, Douglas J. Holzhauer
In this work we consider lifetime-aware resource management for sensor network using distributed genetic algorithm (GA). Our goal is to allocate different detection methods to different sensor nodes in the way such that the required detection probability can be achieved while the network lifetime is maximized. The contribution of this paper is twofold. Firstly, the resource management problem is formulated as a constraint optimization problem and is solved using a distributed GA. Secondly, empirical analysis results are provided that reveals the relationship between the configuration parameters and the quality of the search. A regression model is designed to estimate the runtime of the distributed GA given the configuration parameters. The model is utilized to find energy efficient configurations of the algorithm
在这项工作中,我们考虑使用分布式遗传算法(GA)进行传感器网络的终身感知资源管理。我们的目标是为不同的传感器节点分配不同的检测方法,从而在最大化网络生命周期的同时达到所需的检测概率。本文的贡献是双重的。首先,将资源管理问题表述为约束优化问题,并采用分布式遗传算法进行求解。其次,提供了实证分析结果,揭示了配置参数与搜索质量之间的关系。在给定配置参数的情况下,设计了一个回归模型来估计分布式遗传算法的运行时间。利用该模型寻找算法的节能配置
{"title":"Lifetime Aware Resource Management for Sensor Network Using Distributed Genetic Algorithm","authors":"Qinru Qiu, Qing Wu, Daniel J. Burns, Douglas J. Holzhauer","doi":"10.1145/1165573.1165618","DOIUrl":"https://doi.org/10.1145/1165573.1165618","url":null,"abstract":"In this work we consider lifetime-aware resource management for sensor network using distributed genetic algorithm (GA). Our goal is to allocate different detection methods to different sensor nodes in the way such that the required detection probability can be achieved while the network lifetime is maximized. The contribution of this paper is twofold. Firstly, the resource management problem is formulated as a constraint optimization problem and is solved using a distributed GA. Secondly, empirical analysis results are provided that reveals the relationship between the configuration parameters and the quality of the search. A regression model is designed to estimate the runtime of the distributed GA given the configuration parameters. The model is utilized to find energy efficient configurations of the algorithm","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128769360","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 23
Sub-Threshold Design: The Challenges of Minimizing Circuit Energy 亚阈值设计:最小化电路能量的挑战
B. Calhoun, Alice Wang, N. Verma, A. Chandrakasan
In this paper, we identify the key challenges that oppose sub-threshold circuit design and describe fabricated chips that verify techniques for overcoming the challenges
在本文中,我们确定了反对亚阈值电路设计的关键挑战,并描述了验证克服这些挑战的技术的制造芯片
{"title":"Sub-Threshold Design: The Challenges of Minimizing Circuit Energy","authors":"B. Calhoun, Alice Wang, N. Verma, A. Chandrakasan","doi":"10.1145/1165573.1165661","DOIUrl":"https://doi.org/10.1145/1165573.1165661","url":null,"abstract":"In this paper, we identify the key challenges that oppose sub-threshold circuit design and describe fabricated chips that verify techniques for overcoming the challenges","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131256404","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 63
SmartSaver: Turning Flash Drive into a Disk Energy Saver for Mobile Computers SmartSaver:将闪存驱动器变成移动计算机的磁盘节能器
Feng Chen, Song Jiang, Xiaodong Zhang
In a mobile computer the hard disk consumes a considerable amount of energy. Existing dynamic power management policies usually take conservative approaches to save disk energy, and disk energy consumption remains a serious issue. Meanwhile, the flash drive is becoming a must-have portable storage device for almost every laptop user on travel. In this paper, we propose to make another highly desired use of the flash drive - saving disk energy. This is achieved by using the flash drive as a standby buffer for caching and prefetching disk data. Our design significantly extends disk idle times with careful and deliberate consideration of the particular characteristics of the flash drive. Trace-driven simulations show that up to 41% of disk energy can be saved with a relatively small amount of data written to the flash drive
在移动计算机中,硬盘要消耗大量的能量。现有的动态电源管理策略通常采用保守的方法来节省磁盘能源,磁盘能源消耗仍然是一个严重的问题。与此同时,闪存正在成为几乎每个笔记本电脑用户旅行时必备的便携式存储设备。在本文中,我们提出了另一个高度期望使用闪存驱动器-节省磁盘能源。这是通过使用闪存驱动器作为缓存和预取磁盘数据的备用缓冲区来实现的。我们的设计通过仔细和深思熟虑的考虑闪存驱动器的特定特性,显著地延长了磁盘空闲时间。跟踪驱动的模拟表明,将相对少量的数据写入闪存驱动器可以节省高达41%的磁盘能量
{"title":"SmartSaver: Turning Flash Drive into a Disk Energy Saver for Mobile Computers","authors":"Feng Chen, Song Jiang, Xiaodong Zhang","doi":"10.1145/1165573.1165674","DOIUrl":"https://doi.org/10.1145/1165573.1165674","url":null,"abstract":"In a mobile computer the hard disk consumes a considerable amount of energy. Existing dynamic power management policies usually take conservative approaches to save disk energy, and disk energy consumption remains a serious issue. Meanwhile, the flash drive is becoming a must-have portable storage device for almost every laptop user on travel. In this paper, we propose to make another highly desired use of the flash drive - saving disk energy. This is achieved by using the flash drive as a standby buffer for caching and prefetching disk data. Our design significantly extends disk idle times with careful and deliberate consideration of the particular characteristics of the flash drive. Trace-driven simulations show that up to 41% of disk energy can be saved with a relatively small amount of data written to the flash drive","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122309073","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 83
A Dual-VDD Boosted Pulsed Bus Technique for Low Power and Low Leakage Operation 低功耗低漏工作的双vdd增强脉冲母线技术
H. Singh, R. Senger, D. Sylvester, Richard B. Brown, K. Nowka
In this paper, we propose a new dual-VDD bus technique that is well suited for low power operation. This technique adapts a static pulsed bus architecture to use dual-VDD power supplies. During quiescent periods, the bus system idles at the lower of the two VDD supplies, thereby lowering static power dissipation. When actively transitioning, the inverters in the bus system are temporarily boosted to the higher VDD supply to provide the needed drive strength for performance. Since the VDD boosting is done in a pulsed manner, the bus system is in a high VDD state only when required, ensuring lower power operation without sacrificing performance. This technique yields up to a 50% reduction in total power over traditional static buses and up to a 35% reduction in total power over standard static pulsed buses, with a 12-15% delay improvement
在本文中,我们提出了一种新的双vdd总线技术,它非常适合于低功耗工作。该技术采用静态脉冲总线架构来使用双vdd电源。在静态期间,母线系统在两个VDD电源中较低的位置空闲,从而降低了静态功耗。当主动过渡时,母线系统中的逆变器暂时提升到更高的VDD电源,以提供所需的驱动强度。由于VDD升压以脉冲方式完成,因此总线系统仅在需要时处于高VDD状态,从而确保在不牺牲性能的情况下降低功耗。与传统静态总线相比,该技术的总功率降低了50%,与标准静态脉冲总线相比,总功率降低了35%,延迟改善了12-15%
{"title":"A Dual-VDD Boosted Pulsed Bus Technique for Low Power and Low Leakage Operation","authors":"H. Singh, R. Senger, D. Sylvester, Richard B. Brown, K. Nowka","doi":"10.1145/1165573.1165591","DOIUrl":"https://doi.org/10.1145/1165573.1165591","url":null,"abstract":"In this paper, we propose a new dual-VDD bus technique that is well suited for low power operation. This technique adapts a static pulsed bus architecture to use dual-VDD power supplies. During quiescent periods, the bus system idles at the lower of the two VDD supplies, thereby lowering static power dissipation. When actively transitioning, the inverters in the bus system are temporarily boosted to the higher VDD supply to provide the needed drive strength for performance. Since the VDD boosting is done in a pulsed manner, the bus system is in a high VDD state only when required, ensuring lower power operation without sacrificing performance. This technique yields up to a 50% reduction in total power over traditional static buses and up to a 35% reduction in total power over standard static pulsed buses, with a 12-15% delay improvement","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124496910","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 16
Dithering Skip Modulator with a Novel Load Sensor for Ultra-wide-load High-Efficiency DC-DC Converters 一种用于超宽负载高效DC-DC变换器的新型负载传感器抖动跳变器
Hong-Wei Huang, Hsin-Hsin Ho, Ke-Horng Chen, S. Kuo
Dithering skip mode with a novel load sensor for DC-DC converters is proposed to maintain a high efficiency over a wide load range. Due to the efficiency drop of the transition from the pulse-width modulation (PWM) to pulse-frequency modulation (PFM), a novel dithering skip modulation (DSM) is introduced to smooth the efficiency curve. Importantly, DSM mode can dynamically skip the number of gate driving pulses, which is inverse proportional to load current. Besides, a novel proposed load sensor can automatically select the optimum modulation method from these three modulation methods without an external selection pin. Simulation results shows DSM can maintain the efficiency of converters as high as about 89% over a wide load current range from 3mA to 500mA
为了在较宽的负载范围内保持高效率,提出了一种新型负载传感器的抖动跳变模式。针对从脉宽调制(PWM)到脉频调制(PFM)过渡时效率下降的问题,提出了一种新的抖动跳变调制(DSM)来平滑效率曲线。重要的是,DSM模式可以动态跳过与负载电流成反比的栅极驱动脉冲数。此外,该负载传感器无需外部选择引脚,即可从这三种调制方式中自动选择最优调制方式。仿真结果表明,在3mA到500mA的宽负载电流范围内,DSM可以使变换器的效率保持在89%左右
{"title":"Dithering Skip Modulator with a Novel Load Sensor for Ultra-wide-load High-Efficiency DC-DC Converters","authors":"Hong-Wei Huang, Hsin-Hsin Ho, Ke-Horng Chen, S. Kuo","doi":"10.1145/1165573.1165669","DOIUrl":"https://doi.org/10.1145/1165573.1165669","url":null,"abstract":"Dithering skip mode with a novel load sensor for DC-DC converters is proposed to maintain a high efficiency over a wide load range. Due to the efficiency drop of the transition from the pulse-width modulation (PWM) to pulse-frequency modulation (PFM), a novel dithering skip modulation (DSM) is introduced to smooth the efficiency curve. Importantly, DSM mode can dynamically skip the number of gate driving pulses, which is inverse proportional to load current. Besides, a novel proposed load sensor can automatically select the optimum modulation method from these three modulation methods without an external selection pin. Simulation results shows DSM can maintain the efficiency of converters as high as about 89% over a wide load current range from 3mA to 500mA","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131372984","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
Thread-Associative Memory for Multicore and Multithreaded Computing 面向多核和多线程计算的线程关联内存
Shuo Wang, Lei Wang
Presented in this paper is the thread-associative memory microarchitecture for multicore and multithreaded processor design. Memory contention among concurrent threads in chip multithreaded processing has become a limiting factor for performance improvement. The proposed thread-associative memory addresses this challenge by incorporating thread-specific information explicitly into on-chip memory hardware. The proposed technique can be utilized at different levels of memory hierarchy. Furthermore, it is not just a technique for performance enhancement but also a solution for energy efficiency. Trace-driven simulations on a 32KB L1 data cache demonstrate 36.6% maximum performance improvement and up to 15.1% total energy reduction, with 20.3% dynamic energy reduction and 9.9% leakage energy reduction
本文提出了一种面向多核多线程处理器设计的线程关联存储器微体系结构。在芯片多线程处理中,并发线程之间的内存争用已经成为制约性能提高的一个因素。建议的线程关联内存通过将特定于线程的信息明确地合并到片上内存硬件中来解决这一挑战。所提出的技术可用于不同级别的内存层次结构。此外,它不仅是一种提高性能的技术,也是一种能源效率的解决方案。在32KB L1数据缓存上的跟踪驱动模拟显示,最大性能提高36.6%,总能耗降低15.1%,动态能耗降低20.3%,泄漏能耗降低9.9%
{"title":"Thread-Associative Memory for Multicore and Multithreaded Computing","authors":"Shuo Wang, Lei Wang","doi":"10.1145/1165573.1165606","DOIUrl":"https://doi.org/10.1145/1165573.1165606","url":null,"abstract":"Presented in this paper is the thread-associative memory microarchitecture for multicore and multithreaded processor design. Memory contention among concurrent threads in chip multithreaded processing has become a limiting factor for performance improvement. The proposed thread-associative memory addresses this challenge by incorporating thread-specific information explicitly into on-chip memory hardware. The proposed technique can be utilized at different levels of memory hierarchy. Furthermore, it is not just a technique for performance enhancement but also a solution for energy efficiency. Trace-driven simulations on a 32KB L1 data cache demonstrate 36.6% maximum performance improvement and up to 15.1% total energy reduction, with 20.3% dynamic energy reduction and 9.9% leakage energy reduction","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"17 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125255072","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
Hierarchical Value Cache Encoding for Off-Chip Data Bus 片外数据总线的分层值缓存编码
Chung-Hsiang Lin, Chia-Lin Yang, K. King
Off-chip data bus consumes a significant part of system power. Recent works use small caches (value cache) at each side of the off-chip data bus, and transmit cache indexes instead of data values to reduce bus switching activity. A larger VC has a higher VC hit rate, but it also incurs more switching activity on a VC hit. In this paper, we propose the hierarchical VC design concept that provides a good tradeoff between VC capacity and bus switching activity. Our experimental results show that the proposed hierarchical VC design reduces the off-chip data bus energy by 60.2%
片外数据总线是系统功耗的重要组成部分。最近的工作在片外数据总线的每侧使用小缓存(值缓存),并传输缓存索引而不是数据值,以减少总线切换活动。较大的VC具有较高的VC命中率,但它也会在VC命中时引发更多的切换活动。在本文中,我们提出了分层VC设计概念,它提供了VC容量和总线切换活动之间的良好权衡。实验结果表明,本文提出的分层VC设计使片外数据总线能耗降低了60.2%
{"title":"Hierarchical Value Cache Encoding for Off-Chip Data Bus","authors":"Chung-Hsiang Lin, Chia-Lin Yang, K. King","doi":"10.1145/1165573.1165607","DOIUrl":"https://doi.org/10.1145/1165573.1165607","url":null,"abstract":"Off-chip data bus consumes a significant part of system power. Recent works use small caches (value cache) at each side of the off-chip data bus, and transmit cache indexes instead of data values to reduce bus switching activity. A larger VC has a higher VC hit rate, but it also incurs more switching activity on a VC hit. In this paper, we propose the hierarchical VC design concept that provides a good tradeoff between VC capacity and bus switching activity. Our experimental results show that the proposed hierarchical VC design reduces the off-chip data bus energy by 60.2%","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126876784","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
Power Optimization In A Repeater-Inserted Interconnect Via Geometric Programming 基于几何规划的中继器插入互连的功率优化
W. Cheung, N. Wong
We present an innovative geometric programming (GP) approach for minimizing the power dissipation of an interconnect with repeater insertion, subject to delay, bandwidth and area constraints. Repeater sizes and segment lengths are globally optimized in various technology nodes with respect to International Technology Roadmap for Semiconductors (ITRS). Relative power dissipation due to different power components is analyzed. We show that, on average, the power dissipation per unit length can be reduced by over 30% when the timing constraint is relaxed by 5%. The optimum number of repeaters is always given as an integer in our design flow. The relationships between power dissipation and respective design constraints are easily visualized in tradeoff curves. Additional design criteria, such as reliability of the interconnect delay against process variations, are easily incorporated into the optimization
我们提出了一种创新的几何规划(GP)方法,以最大限度地减少中继器插入互连的功耗,受延迟,带宽和面积限制。根据国际半导体技术路线图(ITRS),在各个技术节点上对中继器的尺寸和段长度进行了全局优化。分析了不同功率元件的相对功耗。我们表明,当时间约束放宽5%时,平均每单位长度的功耗可以降低30%以上。在我们的设计流程中,中继器的最佳数量总是以整数形式给出。功耗与各自设计约束之间的关系很容易在权衡曲线中可视化。额外的设计标准,如互连延迟对工艺变化的可靠性,很容易纳入优化
{"title":"Power Optimization In A Repeater-Inserted Interconnect Via Geometric Programming","authors":"W. Cheung, N. Wong","doi":"10.1145/1165573.1165629","DOIUrl":"https://doi.org/10.1145/1165573.1165629","url":null,"abstract":"We present an innovative geometric programming (GP) approach for minimizing the power dissipation of an interconnect with repeater insertion, subject to delay, bandwidth and area constraints. Repeater sizes and segment lengths are globally optimized in various technology nodes with respect to International Technology Roadmap for Semiconductors (ITRS). Relative power dissipation due to different power components is analyzed. We show that, on average, the power dissipation per unit length can be reduced by over 30% when the timing constraint is relaxed by 5%. The optimum number of repeaters is always given as an integer in our design flow. The relationships between power dissipation and respective design constraints are easily visualized in tradeoff curves. Additional design criteria, such as reliability of the interconnect delay against process variations, are easily incorporated into the optimization","PeriodicalId":119229,"journal":{"name":"ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116415309","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
期刊
ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1