Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208547
M. Rawski, P. Szotkowski
Reversible logic circuits are one of the solutions to the problem of conventional microelectronic technology reaching its limits. Unfortunately, efficient reversible system design requires different approaches than conventional solutions; the current methods of reversible function synthesis have certain limitations, including their complexity and scalability. This paper presents the application of functional decomposition, developed for conventional logic synthesis, as a potentially crucial step in synthesis of reversible logic. A decomposition of a Boolean function into a network of smaller sub-functions, subsequently synthesized into reversible blocks and composed into a reversible system, often yields better results than direct reversible synthesis of the original Boolean function. The experimental results presented in this paper demonstrate the potential of the proposed approach.
{"title":"Reversible logic synthesis of boolean functions using functional decomposition","authors":"M. Rawski, P. Szotkowski","doi":"10.1109/MIXDES.2015.7208547","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208547","url":null,"abstract":"Reversible logic circuits are one of the solutions to the problem of conventional microelectronic technology reaching its limits. Unfortunately, efficient reversible system design requires different approaches than conventional solutions; the current methods of reversible function synthesis have certain limitations, including their complexity and scalability. This paper presents the application of functional decomposition, developed for conventional logic synthesis, as a potentially crucial step in synthesis of reversible logic. A decomposition of a Boolean function into a network of smaller sub-functions, subsequently synthesized into reversible blocks and composed into a reversible system, often yields better results than direct reversible synthesis of the original Boolean function. The experimental results presented in this paper demonstrate the potential of the proposed approach.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130166579","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208518
Anouar Laifi, M. A. A. Abaji, R. Thewes
A low-voltage fully differential current-mode continuous time delta-sigma modulator is presented for application in electrochemical sensor arrays. Although a first order topology is realized by using a single differential integrator, second order noise shaping is achieved. A differential quantizer based on current controlled oscillators (CCOs) allows a current-mode implementation with high noise-immunity and low-voltage compatibility. Thanks to the differential design nonlinearity impact on circuit performance is kept low. Moreover, the typical clock-jitter sensitivity for continuous time modulators is addressed by a switched shaped-current feedback DAC. The modulator implemented in 180 nm standard CMOS technology consumes 28μW and achieves an SNDR of 95dB at a signal bandwidth of 10 kHz and an oversampling ratio of 256.
{"title":"A 96 dB SNDR current-mode continuous-time ΔΣ modulator for electrochemical sensor arrays","authors":"Anouar Laifi, M. A. A. Abaji, R. Thewes","doi":"10.1109/MIXDES.2015.7208518","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208518","url":null,"abstract":"A low-voltage fully differential current-mode continuous time delta-sigma modulator is presented for application in electrochemical sensor arrays. Although a first order topology is realized by using a single differential integrator, second order noise shaping is achieved. A differential quantizer based on current controlled oscillators (CCOs) allows a current-mode implementation with high noise-immunity and low-voltage compatibility. Thanks to the differential design nonlinearity impact on circuit performance is kept low. Moreover, the typical clock-jitter sensitivity for continuous time modulators is addressed by a switched shaped-current feedback DAC. The modulator implemented in 180 nm standard CMOS technology consumes 28μW and achieves an SNDR of 95dB at a signal bandwidth of 10 kHz and an oversampling ratio of 256.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"8 23-24","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"120931093","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208542
Aleh Halauko, T. Borejko, W. Pleskacz
In this paper a comparison of four low noise amplifiers (LNAs), designed in fully depleted SOI 28 nm technology, has been presented. The objective of the presented work was to verify the usability of all kinds of MOSFET transistors that are available in UTBB for RF analog designs. The inductively degenerated cascodes were used in simulations. Such topology achieves high gain and low noise figure (NF). Simulated amplifiers were designed for a high sensitivity GNSS receiver, which operates in the Galileo/GPS E1/L1 band. The implemented circuits demonstrate the gain of 22.3 dB and the consumption current of 2.5 mA, with NF equal to 1.92 dB. For all amplifiers the supply voltage is 0.6 V and the silicon die estimated area is equal to 0.7 mm2.
{"title":"Low voltage LNA implementations in 28 nm FD-SOI technology for GNSS applications","authors":"Aleh Halauko, T. Borejko, W. Pleskacz","doi":"10.1109/MIXDES.2015.7208542","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208542","url":null,"abstract":"In this paper a comparison of four low noise amplifiers (LNAs), designed in fully depleted SOI 28 nm technology, has been presented. The objective of the presented work was to verify the usability of all kinds of MOSFET transistors that are available in UTBB for RF analog designs. The inductively degenerated cascodes were used in simulations. Such topology achieves high gain and low noise figure (NF). Simulated amplifiers were designed for a high sensitivity GNSS receiver, which operates in the Galileo/GPS E1/L1 band. The implemented circuits demonstrate the gain of 22.3 dB and the consumption current of 2.5 mA, with NF equal to 1.92 dB. For all amplifiers the supply voltage is 0.6 V and the silicon die estimated area is equal to 0.7 mm2.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116668955","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208492
Barbara Szuster, Zbyszek Szczurek, B. Kubik, P. Kowalski, A. Michnik
The increasing demand for innovative systems, used for monitoring the biomedical parameters and comfortable for the patients, leads to the provision of better and better solutions. This paper presents the latest system design for the measurement of psychophysiological parameters for comprehensive use, developed at the Institute of Medical Technology and Equipment in Zabrze (ITAM), in light of previous ITAM projects and examples of global achievements in the field. The work weighs the benefits and downsides of the systems. The overview shows that the new system may become a competitive solution for the already existing options and that it is characterized by a number of properties that make it unique.
{"title":"Wireless medical systems for recording biomedical parameters developed at ITAM in light of global achievements in the field and anticipated development trends","authors":"Barbara Szuster, Zbyszek Szczurek, B. Kubik, P. Kowalski, A. Michnik","doi":"10.1109/MIXDES.2015.7208492","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208492","url":null,"abstract":"The increasing demand for innovative systems, used for monitoring the biomedical parameters and comfortable for the patients, leads to the provision of better and better solutions. This paper presents the latest system design for the measurement of psychophysiological parameters for comprehensive use, developed at the Institute of Medical Technology and Equipment in Zabrze (ITAM), in light of previous ITAM projects and examples of global achievements in the field. The work weighs the benefits and downsides of the systems. The overview shows that the new system may become a competitive solution for the already existing options and that it is characterized by a number of properties that make it unique.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"145 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121764182","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208549
K. Kasinski, R. Kleczek
This paper presents the circuits and systems developed for testing the DSToTIC3 ASIC. Detailed study of the estimated noise performance in the presence of realistic external components is also a subject of this paper. DSToTIC3 is a prototype, 8-channel front-end electronics designed for the regime of long silicon strip sensors and interconnects of new tracking detectors. Layout and general architecture of the die is presented. Built-in digital-to-analog converters minimize the number of external components required for the chip operation, which makes it easily scalable to a final multichannel design.
{"title":"Test system of the time-over-threshold based chip optimized for linear transfer characteristics and low power for particle tracking applications","authors":"K. Kasinski, R. Kleczek","doi":"10.1109/MIXDES.2015.7208549","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208549","url":null,"abstract":"This paper presents the circuits and systems developed for testing the DSToTIC3 ASIC. Detailed study of the estimated noise performance in the presence of realistic external components is also a subject of this paper. DSToTIC3 is a prototype, 8-channel front-end electronics designed for the regime of long silicon strip sensors and interconnects of new tracking detectors. Layout and general architecture of the die is presented. Built-in digital-to-analog converters minimize the number of external components required for the chip operation, which makes it easily scalable to a final multichannel design.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127798259","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208574
D. Sallin, N. Abdo, A. Koukab, M. Estribeau, P. Magnan, M. Kayal
This paper analyzes some advantages of Silicon-on-Insulator (SOI) based photodetectors for bioluminescence imaging. It shows that SOI based sensors not only solve the bulk carriers problem, it can also act as a very selective spectral filter by acting as a resonant cavity, which is useful in application with a very narrow spectrum of interest, such as bioluminescence imaging. Then, the authors discuss the application of those findings and the electrical advantages of SOI for a new kind of switching photodetector, the Hybrid MOS-PN device and their advantages in terms of dark current minimization.
{"title":"Silicon-on-insulator technology for bioluminescence imaging and application to a switching photodetector","authors":"D. Sallin, N. Abdo, A. Koukab, M. Estribeau, P. Magnan, M. Kayal","doi":"10.1109/MIXDES.2015.7208574","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208574","url":null,"abstract":"This paper analyzes some advantages of Silicon-on-Insulator (SOI) based photodetectors for bioluminescence imaging. It shows that SOI based sensors not only solve the bulk carriers problem, it can also act as a very selective spectral filter by acting as a resonant cavity, which is useful in application with a very narrow spectrum of interest, such as bioluminescence imaging. Then, the authors discuss the application of those findings and the electrical advantages of SOI for a new kind of switching photodetector, the Hybrid MOS-PN device and their advantages in terms of dark current minimization.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132233697","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208575
S. Odhiambo, C. Hertleer, L. Langenhove, G. Mey, Piotr Fiszer, A. Napieralski
Flexible capacitors were made using stainless steel yarns as yarn electrodes on textile substrate. The electrolyte material used was a dispersion of polyethylene dioxythiophene (PEDOT) : polystyrene sulphonate (PSS). After charging the capacitor for sufficient time, a sharp voltage drop was observed initially for a few seconds, then the voltage discharge slows down. It was not easy to establish the energy stored in the capacitor due to the self-discharge, however the capacitor could be used to power a TOSHIBA LC-810 calculator for 37. seconds.
{"title":"Use of electric energy stored in a textile-based PEDOT:PSS capacitor","authors":"S. Odhiambo, C. Hertleer, L. Langenhove, G. Mey, Piotr Fiszer, A. Napieralski","doi":"10.1109/MIXDES.2015.7208575","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208575","url":null,"abstract":"Flexible capacitors were made using stainless steel yarns as yarn electrodes on textile substrate. The electrolyte material used was a dispersion of polyethylene dioxythiophene (PEDOT) : polystyrene sulphonate (PSS). After charging the capacitor for sufficient time, a sharp voltage drop was observed initially for a few seconds, then the voltage discharge slows down. It was not easy to establish the energy stored in the capacitor due to the self-discharge, however the capacitor could be used to power a TOSHIBA LC-810 calculator for 37. seconds.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114519070","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208584
W. Marańda
Grid-connected photovoltaic systems with local energy consumption can be equipped with additional energy buffer to increase self consumption when feed-in-tariffs are low or to reduce the negative impact on power network in some periods. The buffer is typically implemented with a lead-acid battery dedicated for day-to-night energy storage. Since the solar energy fluctuates highly during the day, the battery operates with many variable-depth charge/discharge cycles, rather than with one full cycle per day. This paper shows the method of estimation the battery service life in a photovoltaic system under variable irradiance. The results are computed for one year period and presented in respect to PV and consumption ratio for various buffer sizes.
{"title":"Capacity degradation of lead-acid batteries under variable-depth cycling operation in photovoltaic system","authors":"W. Marańda","doi":"10.1109/MIXDES.2015.7208584","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208584","url":null,"abstract":"Grid-connected photovoltaic systems with local energy consumption can be equipped with additional energy buffer to increase self consumption when feed-in-tariffs are low or to reduce the negative impact on power network in some periods. The buffer is typically implemented with a lead-acid battery dedicated for day-to-night energy storage. Since the solar energy fluctuates highly during the day, the battery operates with many variable-depth charge/discharge cycles, rather than with one full cycle per day. This paper shows the method of estimation the battery service life in a photovoltaic system under variable irradiance. The results are computed for one year period and presented in respect to PV and consumption ratio for various buffer sizes.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"130124533","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2015-06-25DOI: 10.1109/MIXDES.2015.7208557
K. Górecki, Przemysław Ptak
The paper refers to modelling characteristics of power LEDs with thermal occurrences taken into account. The electrothermal model of the considered class of devices dedicated for SPICE is proposed. This model takes into account self-heating phenomena and the influence of temperature on their electrical and optical characteristics. The form of the worked out model is described and the results of verification of its correctness both for static and dynamic conditions are shown. At different cooling conditions the good agreement between the results of calculations and measurement is obtained.
{"title":"Modelling power LEDs with thermal phenomena taken into account","authors":"K. Górecki, Przemysław Ptak","doi":"10.1109/MIXDES.2015.7208557","DOIUrl":"https://doi.org/10.1109/MIXDES.2015.7208557","url":null,"abstract":"The paper refers to modelling characteristics of power LEDs with thermal occurrences taken into account. The electrothermal model of the considered class of devices dedicated for SPICE is proposed. This model takes into account self-heating phenomena and the influence of temperature on their electrical and optical characteristics. The form of the worked out model is described and the results of verification of its correctness both for static and dynamic conditions are shown. At different cooling conditions the good agreement between the results of calculations and measurement is obtained.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134427925","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：