Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927303
L. Pantoli, V. Stornelli, G. Leuzzi
An innovative solution for the design of tunable active filter is here addressed with circuitry details. The novel design approach is based on the use of an active inductor realized with a single active device in class-AB polarization. This choice allows to obtain both a minimum power consumption and a wide dynamic range, making the filter suitable for IC integration. A prototype board with discrete components has been realized and tested. Measurements show good agreement with simulations demonstrating the feasibility of the proposed solution in commercial applications.
{"title":"High efficiency active filter","authors":"L. Pantoli, V. Stornelli, G. Leuzzi","doi":"10.1109/INMMIC.2017.7927303","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927303","url":null,"abstract":"An innovative solution for the design of tunable active filter is here addressed with circuitry details. The novel design approach is based on the use of an active inductor realized with a single active device in class-AB polarization. This choice allows to obtain both a minimum power consumption and a wide dynamic range, making the filter suitable for IC integration. A prototype board with discrete components has been realized and tested. Measurements show good agreement with simulations demonstrating the feasibility of the proposed solution in commercial applications.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"83 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115830823","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927294
Kevin McGrath, A. Zhu
This paper presents the design of a frequency selectable oscillator used as part of a new data acquisition architecture for digital predistortion (DPD) of RF power amplifiers (PAs). The proposed architecture aims to alleviate the requirement of high sampling rate analog-to-digital-converters (ADCs) in the data acquisition loop. The oscillator utilizes switchable capacitors with a digital control scheme and is capable of operating between 2.0 GHz and 2.5 GHz with an approximate frequency step size of 512 kHz.
{"title":"A 2.0–2.5 GHz frequency-selectable oscillator for digital predistortion model identification of RF power amplifiers","authors":"Kevin McGrath, A. Zhu","doi":"10.1109/INMMIC.2017.7927294","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927294","url":null,"abstract":"This paper presents the design of a frequency selectable oscillator used as part of a new data acquisition architecture for digital predistortion (DPD) of RF power amplifiers (PAs). The proposed architecture aims to alleviate the requirement of high sampling rate analog-to-digital-converters (ADCs) in the data acquisition loop. The oscillator utilizes switchable capacitors with a digital control scheme and is capable of operating between 2.0 GHz and 2.5 GHz with an approximate frequency step size of 512 kHz.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121956073","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927296
G. Polli, M. Palomba, S. Colangeli, M. Vittori, E. Limiti
An asymmetrical switch architecture suitable for TRMs is proposed in this contribution. The design procedure and a test circuit are provided. The switch exhibits a 48.8 dBm input power-handling at a 0.1 dB power compression level and features an insertion loss less than 0.6 dB both in Rx- and Tx-mode.
{"title":"High power-handling GaN switch for S-band applications","authors":"G. Polli, M. Palomba, S. Colangeli, M. Vittori, E. Limiti","doi":"10.1109/INMMIC.2017.7927296","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927296","url":null,"abstract":"An asymmetrical switch architecture suitable for TRMs is proposed in this contribution. The design procedure and a test circuit are provided. The switch exhibits a 48.8 dBm input power-handling at a 0.1 dB power compression level and features an insertion loss less than 0.6 dB both in Rx- and Tx-mode.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124560530","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927295
Filipe M. Barradas, T. Cunha, J. Pedro
Modern transmitter architectures rely on MIMO techniques, using several RF PAs to excite an antenna array. The array elements are often coupled, creating apparent variable loads at the output of each PA. In this system, the behavior of each PA is dependent on the coupled signal from the other array elements. This is felt in terms of device output power and efficiency variation and also as an overall change of the gain characteristic. When linearization of the RF PAs feeding the antennas is performed without taking into account this coupling, some degradation of the system performance in terms of linearity is expectable. In this paper, we analyze the PA operation on a dual antenna array in terms of distortion and propose a DPD structure with adaptive coefficients based on the equivalent load.
{"title":"Digital predistortion of RF PAs for MIMO transmitters based on the equivalent load","authors":"Filipe M. Barradas, T. Cunha, J. Pedro","doi":"10.1109/INMMIC.2017.7927295","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927295","url":null,"abstract":"Modern transmitter architectures rely on MIMO techniques, using several RF PAs to excite an antenna array. The array elements are often coupled, creating apparent variable loads at the output of each PA. In this system, the behavior of each PA is dependent on the coupled signal from the other array elements. This is felt in terms of device output power and efficiency variation and also as an overall change of the gain characteristic. When linearization of the RF PAs feeding the antennas is performed without taking into account this coupling, some degradation of the system performance in terms of linearity is expectable. In this paper, we analyze the PA operation on a dual antenna array in terms of distortion and propose a DPD structure with adaptive coefficients based on the equivalent load.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129095834","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927321
V. Issakov, S. Trotta, H. Knapp
This paper presents a flip-flop-based pseudo-current-mode logic (CML) 2:1 frequency divider designed in 130 nm SiGe BiCMOS technology. We use an auxiliary transistor to increase the current thru the data pair, known as the “keep-alive” bias technique. Thereby one can easily control the asymmetry of the period by tuning the gate voltage of the auxiliary transistor. This enables tunable divider's self-oscillation frequency (SOF) enhancement. The effect is confirmed in measurement by showing that the highest division frequency can be increased by up to 25 GHz. The frequency divider operates from 14 GHz to 89 GHz consuming 21 mA from a 1.2 V supply, or from 2 GHz to 92.5 GHz consuming 37 mA from a 1.5 V supply. To the authors' knowledge, the presented divider achieves the highest ratio of frequency range to power consumption reported to date.
{"title":"Low-voltage flip-flop-based frequency divider up to 92-GHz in 130-nm SiGe BiCMOS technology","authors":"V. Issakov, S. Trotta, H. Knapp","doi":"10.1109/INMMIC.2017.7927321","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927321","url":null,"abstract":"This paper presents a flip-flop-based pseudo-current-mode logic (CML) 2:1 frequency divider designed in 130 nm SiGe BiCMOS technology. We use an auxiliary transistor to increase the current thru the data pair, known as the “keep-alive” bias technique. Thereby one can easily control the asymmetry of the period by tuning the gate voltage of the auxiliary transistor. This enables tunable divider's self-oscillation frequency (SOF) enhancement. The effect is confirmed in measurement by showing that the highest division frequency can be increased by up to 25 GHz. The frequency divider operates from 14 GHz to 89 GHz consuming 21 mA from a 1.2 V supply, or from 2 GHz to 92.5 GHz consuming 37 mA from a 1.5 V supply. To the authors' knowledge, the presented divider achieves the highest ratio of frequency range to power consumption reported to date.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"4 2","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134034707","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927293
J. Martens
Frequency converters in the sub-Terahertz/sub-millimeter frequency ranges often use high local oscillator (LO) multiples, whether these converters are configured as harmonic mixers or samplers. As such, there can be enhanced dependencies on the LO waveform details as has been evidenced by prior work on conversion efficiency versus LO phase noise and related studies. Of interest is how the linearity, as measured by intermodulation distortion (IMD3 for the 3rd order product), is affected by injected noise and harmonic contamination. It has been found that the effects can be profound, and with sometimes rapid onsets above certain injection levels that depend on the converter technology and harmonic order. IMD3 changes of greater than 20 dB have been observed in (broadband to) WR-6 converters as well as in WR-2.2 systems for relatively modest contamination changes.
{"title":"LO waveform effects on the linearity of sub-THz frequency converters","authors":"J. Martens","doi":"10.1109/INMMIC.2017.7927293","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927293","url":null,"abstract":"Frequency converters in the sub-Terahertz/sub-millimeter frequency ranges often use high local oscillator (LO) multiples, whether these converters are configured as harmonic mixers or samplers. As such, there can be enhanced dependencies on the LO waveform details as has been evidenced by prior work on conversion efficiency versus LO phase noise and related studies. Of interest is how the linearity, as measured by intermodulation distortion (IMD3 for the 3rd order product), is affected by injected noise and harmonic contamination. It has been found that the effects can be profound, and with sometimes rapid onsets above certain injection levels that depend on the converter technology and harmonic order. IMD3 changes of greater than 20 dB have been observed in (broadband to) WR-6 converters as well as in WR-2.2 systems for relatively modest contamination changes.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132797786","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927318
T. Gotthans, Roman Maršáek, J. Gotthans, M. Hoflehner
In this paper we present a reduced complexity digital predistortion of multiple power amplifiers. The reduction is based on using only one feedback path taking into account the similar characteristics of amplifiers in the MIMO system. After some theoretical basics, the paper presents the results of the experiment trying to give an answer whether the predistortion can be used with limited (in extreme case with only one) number of feedback paths. Due to its very low out-of-band emissions, the filter-bank-multicarrier signal has been used as a test signal as a typical representative of post-OFDM waveforms.
{"title":"Reduced-feedback MIMO digital predistortion of power amplifiers for 5G systems","authors":"T. Gotthans, Roman Maršáek, J. Gotthans, M. Hoflehner","doi":"10.1109/INMMIC.2017.7927318","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927318","url":null,"abstract":"In this paper we present a reduced complexity digital predistortion of multiple power amplifiers. The reduction is based on using only one feedback path taking into account the similar characteristics of amplifiers in the MIMO system. After some theoretical basics, the paper presents the results of the experiment trying to give an answer whether the predistortion can be used with limited (in extreme case with only one) number of feedback paths. Due to its very low out-of-band emissions, the filter-bank-multicarrier signal has been used as a test signal as a typical representative of post-OFDM waveforms.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132854801","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927305
P. Chen, T. Brazil
This paper develops an advanced method to classify load-pull contours for the design of a broadband high-efficiency power amplifiers (PA) using the technique of a support vector machine (SVM). The classifier models for load-pull contours are verified through their accuracy in test and design validation. Comparisons reveal that the proposed method significantly outperforms commercial electronic design automation (EDA) software in a 10-W PA designs from 1.5 to 2.5 GHz. Measured results show that the optimized PA using the proposed method achieves high efficiency across the band, as well as good linearity with digital predistortion (DPD).
{"title":"Classifying load-pull contours of a broadband high-efficiency power amplifier using a support vector machine","authors":"P. Chen, T. Brazil","doi":"10.1109/INMMIC.2017.7927305","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927305","url":null,"abstract":"This paper develops an advanced method to classify load-pull contours for the design of a broadband high-efficiency power amplifiers (PA) using the technique of a support vector machine (SVM). The classifier models for load-pull contours are verified through their accuracy in test and design validation. Comparisons reveal that the proposed method significantly outperforms commercial electronic design automation (EDA) software in a 10-W PA designs from 1.5 to 2.5 GHz. Measured results show that the optimized PA using the proposed method achieves high efficiency across the band, as well as good linearity with digital predistortion (DPD).","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117098060","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927315
M. Balducci, H. Schumacher, S. Chartier
A Ka-band power amplifier (PA) in a differential cascode topology with active biasing is designed, implemented in a 0.25 μm SiGe BiCMOS technology, and characterized. The design presents low power consumption and high Power Added Efficiency (PAE). This PA presents an output power of 12.3 dBm at P1dB with 16.5% Power Added Efficiency (PAE). The PAE peak is 17.5 % and it is centered nearby the P1dB. The consumed power is lower than 100 mW at the P1dB with a supply voltage of 3.3 V. Including the measurements pads the IC occupies an area of 870 μm × 780 μm.
{"title":"A Ka-band low power and high-efficiency differential power amplifier in 0.25-μm BiCMOS","authors":"M. Balducci, H. Schumacher, S. Chartier","doi":"10.1109/INMMIC.2017.7927315","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927315","url":null,"abstract":"A Ka-band power amplifier (PA) in a differential cascode topology with active biasing is designed, implemented in a 0.25 μm SiGe BiCMOS technology, and characterized. The design presents low power consumption and high Power Added Efficiency (PAE). This PA presents an output power of 12.3 dBm at P1dB with 16.5% Power Added Efficiency (PAE). The PAE peak is 17.5 % and it is centered nearby the P1dB. The consumed power is lower than 100 mW at the P1dB with a supply voltage of 3.3 V. Including the measurements pads the IC occupies an area of 870 μm × 780 μm.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"162 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122923916","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2017-04-01DOI: 10.1109/INMMIC.2017.7927292
V. Zhurbenko, T. Johansen, M. Squartecchia, V. Midili, O. Rybalko, M. Riet, J. Dupuy, V. Nodjiadjim, A. Konczykowska
An Indium Phosphide (InP) Double Heterojunction Bipolar Transistor (DHBT) process has been utilized to design two doublers to cover the 94 GHz and 188 GHz bands. The 94 GHz doubler employs 4-finger DHBTs and provides conversion loss of 2 dB. A maximum output power of nearly 3 dBm is measured while the doubler is not entirely saturated. The DC power consumption is 132 mW. The 188 GHz doubler utilizes a 1-finger DHBT. Conversion loss of 2 dB and a maximum output power of −1 dBm are achieved at 188 GHz with on-wafer measurements. The DC power consumption is 24 mW under saturated conditions. Both doublers operate over a broad bandwidth. The total circuit area of each chip is 1.41 mm2.
{"title":"Low conversion loss 94 GHz and 188 GHz doublers in InP DHBT technology","authors":"V. Zhurbenko, T. Johansen, M. Squartecchia, V. Midili, O. Rybalko, M. Riet, J. Dupuy, V. Nodjiadjim, A. Konczykowska","doi":"10.1109/INMMIC.2017.7927292","DOIUrl":"https://doi.org/10.1109/INMMIC.2017.7927292","url":null,"abstract":"An Indium Phosphide (InP) Double Heterojunction Bipolar Transistor (DHBT) process has been utilized to design two doublers to cover the 94 GHz and 188 GHz bands. The 94 GHz doubler employs 4-finger DHBTs and provides conversion loss of 2 dB. A maximum output power of nearly 3 dBm is measured while the doubler is not entirely saturated. The DC power consumption is 132 mW. The 188 GHz doubler utilizes a 1-finger DHBT. Conversion loss of 2 dB and a maximum output power of −1 dBm are achieved at 188 GHz with on-wafer measurements. The DC power consumption is 24 mW under saturated conditions. Both doublers operate over a broad bandwidth. The total circuit area of each chip is 1.41 mm2.","PeriodicalId":322300,"journal":{"name":"2017 Integrated Nonlinear Microwave and Millimetre-wave Circuits Workshop (INMMiC)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129112548","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：