Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092894
Jyoti, R. Rani
Data deduplication technology is known as lossless data compression strategy primarily focuses on the strategy of deletion of repeated data. So, with the use of this technology the cost of data transmission and storage can be considerably reduced. In the facebook or whatsapp applications there is a huge volume of image and video data. If a celebrity tweets on twitter then it will be broadcasted. Famous images are also duplicated number of times. If similar operations of this type occur every time, it will cause a lot of waste of available storage space on the server. So just to increase available storage volume is not going to eradicate the problem. So there should be an image deduplication process that should be applied to the all available social networks worldwide. To increase the security in the deduplication system, it is proposed that the image will be encrypted as well as decrypted with a convergent encryption key which is acquired by mathematical computing the hash cost of the available image data. So there is need of encryption, compression and data deduplication strategy to deal with this type of situation. So the main objective of this paper is to propose a new hybrid compression strategy that can compress the data at suitable dimensions with the help of a suitable encryption technique at client side before compression mechanism. In the end of process the final image of fed to server for the purpose of image deduplication strategy that can remove or delete the duplicated data. Comparison of proposed scheme with the existing searchable encryption schemes with respect to memory size will also be done. The comparison results show the efficiency of proposed scheme.
{"title":"A Hybrid Approach for Effective ImageDeduplication Using PCA, SPIHT and Compressive Sensing","authors":"Jyoti, R. Rani","doi":"10.1109/WITCONECE48374.2019.9092894","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092894","url":null,"abstract":"Data deduplication technology is known as lossless data compression strategy primarily focuses on the strategy of deletion of repeated data. So, with the use of this technology the cost of data transmission and storage can be considerably reduced. In the facebook or whatsapp applications there is a huge volume of image and video data. If a celebrity tweets on twitter then it will be broadcasted. Famous images are also duplicated number of times. If similar operations of this type occur every time, it will cause a lot of waste of available storage space on the server. So just to increase available storage volume is not going to eradicate the problem. So there should be an image deduplication process that should be applied to the all available social networks worldwide. To increase the security in the deduplication system, it is proposed that the image will be encrypted as well as decrypted with a convergent encryption key which is acquired by mathematical computing the hash cost of the available image data. So there is need of encryption, compression and data deduplication strategy to deal with this type of situation. So the main objective of this paper is to propose a new hybrid compression strategy that can compress the data at suitable dimensions with the help of a suitable encryption technique at client side before compression mechanism. In the end of process the final image of fed to server for the purpose of image deduplication strategy that can remove or delete the duplicated data. Comparison of proposed scheme with the existing searchable encryption schemes with respect to memory size will also be done. The comparison results show the efficiency of proposed scheme.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114103670","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/witconece48374.2019.9092889
{"title":"[Copyright notice]","authors":"","doi":"10.1109/witconece48374.2019.9092889","DOIUrl":"https://doi.org/10.1109/witconece48374.2019.9092889","url":null,"abstract":"","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125820790","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092897
Jyoti Kandpal, A. Tomar, Kailash Pandey, Mayur Agarwal
In this paper, a high-performance full adder design is proposed using the hybrid logic style. There are three modules in the hybrid logic structure. The module I generates the XOR/XNOR output simultaneously whereas module II and module III are realized using the XOR/XNOR and CIN signal. The proposed design is simulated in the cadence software using the 90 nm CMOS technology at 1.2V. The proposed design gives the improvement 53% and 57 % in terms of delay and PDP, respectively when compared with its best counterpart. The proposed circuit also performs well with different supply voltage.
{"title":"High Performance 20-T based Hybrid Full Adder using 90nm CMOS Technology","authors":"Jyoti Kandpal, A. Tomar, Kailash Pandey, Mayur Agarwal","doi":"10.1109/WITCONECE48374.2019.9092897","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092897","url":null,"abstract":"In this paper, a high-performance full adder design is proposed using the hybrid logic style. There are three modules in the hybrid logic structure. The module I generates the XOR/XNOR output simultaneously whereas module II and module III are realized using the XOR/XNOR and CIN signal. The proposed design is simulated in the cadence software using the 90 nm CMOS technology at 1.2V. The proposed design gives the improvement 53% and 57 % in terms of delay and PDP, respectively when compared with its best counterpart. The proposed circuit also performs well with different supply voltage.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124955204","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092934
B. Prasad, Narendra Gariya, Pushpendra Kumar, Varij Panwar, P. Patil
Attention is being devoted towards Electro active polymers (EAP) acting as the soft artificial muscles (actuators) which can produce large deformation on the application of low driving voltages (<5 V) and can be applied for soft catheter, robotic arms, sensors and actuator applications. In this work, the vibration analysis of beam structure of Polyvinylidene Fluoride (PVDF) and its composite are done through Finite Element Analysis (FEA). A rectangular beam is designed and optimized for consideration in cantilever configuration. ANSYS 14 R software was used for driving the FE model of the soft beam. The optimized model was again studied for both end fixed boundary conditions. FEA is used to determine the mode shapes and the natural frequencies of PVDF and its composite. The change obtained in the beam structure at different mode shapes is used for predicting the damage and for safe working conditions of the complex structures containing piezoelectric material.
{"title":"Material Optimization for Soft Actuator Based on Vibration","authors":"B. Prasad, Narendra Gariya, Pushpendra Kumar, Varij Panwar, P. Patil","doi":"10.1109/WITCONECE48374.2019.9092934","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092934","url":null,"abstract":"Attention is being devoted towards Electro active polymers (EAP) acting as the soft artificial muscles (actuators) which can produce large deformation on the application of low driving voltages (<5 V) and can be applied for soft catheter, robotic arms, sensors and actuator applications. In this work, the vibration analysis of beam structure of Polyvinylidene Fluoride (PVDF) and its composite are done through Finite Element Analysis (FEA). A rectangular beam is designed and optimized for consideration in cantilever configuration. ANSYS 14 R software was used for driving the FE model of the soft beam. The optimized model was again studied for both end fixed boundary conditions. FEA is used to determine the mode shapes and the natural frequencies of PVDF and its composite. The change obtained in the beam structure at different mode shapes is used for predicting the damage and for safe working conditions of the complex structures containing piezoelectric material.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125192703","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092904
S. S. Singhwal, Binod Kumar Kanaujia, Ashutosh Kumar Singh, J. Kishor
In present scenario dual band high gain microstrip patch antennas are very much desirable in view of 5G mobile communication implementation in near future, So, this paper presents a new dual band Circularly Polarized (CP) patch antenna operating in 5G band. A rectangular slot at angle 450is used for the design of this compact dual band CP patch antenna. The proposed antenna can operate at 28 GHz and 38 GHz having bandwidth 900 MHz and 1.3 GHz, respectively, which are useful in mobile 5G communication and multimedia wireless systems. Axial Ratio Band Width (ARBW) is 210 MHz at 28 GHz and 300 MHz at38GHz.The gain of the proposed antenna is 7.5 dBi and 7.7 dBi at 28 GHz and 38 GHz, respectively. The proposed dual band microstrip patch antenna has been simulated, optimized and miniaturized by using EM simulator software HFSS.
{"title":"Dual Band Circularly PolarizedAntenna for Ka Band Applications","authors":"S. S. Singhwal, Binod Kumar Kanaujia, Ashutosh Kumar Singh, J. Kishor","doi":"10.1109/WITCONECE48374.2019.9092904","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092904","url":null,"abstract":"In present scenario dual band high gain microstrip patch antennas are very much desirable in view of 5G mobile communication implementation in near future, So, this paper presents a new dual band Circularly Polarized (CP) patch antenna operating in 5G band. A rectangular slot at angle 450is used for the design of this compact dual band CP patch antenna. The proposed antenna can operate at 28 GHz and 38 GHz having bandwidth 900 MHz and 1.3 GHz, respectively, which are useful in mobile 5G communication and multimedia wireless systems. Axial Ratio Band Width (ARBW) is 210 MHz at 28 GHz and 300 MHz at38GHz.The gain of the proposed antenna is 7.5 dBi and 7.7 dBi at 28 GHz and 38 GHz, respectively. The proposed dual band microstrip patch antenna has been simulated, optimized and miniaturized by using EM simulator software HFSS.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117305845","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092924
Reeta Verma, R. Gangwar
In this research paper, design & simulation of a super wide band microstrip patch antenna, a ultrawideband (UWB) microstrip filter and a UWB microstrip filtenna using HFSS vs 15 software have been proposed. Firstly, a rectangular shape monopole patch antenna and a parallel coupled microstrip UWB bandpass filter (BPF) are separately designed. The proposed antenna is designed on a low cost FR4 substrate with height of 1.6mm and loss tangent of 0.02. The antenna is then integrated with UWB bandpass filter. The integrated antenna filter system is called UWB filtering antenna or filtenna. Simulated results in the terms of peak gain and bandwidth for the proposed antenna are obtained 5.9 dBi and 16.9 GHz in the frequency range 3.1 to 20 GHz, respectively. It is seen that the BPF shows the simulated transmission characteristics in the entire UWB band in better extend. The simulated result of the proposed filtenna exhibits better frequency response in UWB range as well as better out of band rejection capability. Compact size and bandwidth of the proposed UWB microstrip filtenna which exhibits better UWB band characteristics are obtained as 15 x 27 mm2 and 7.46 GHz in the frequency range 3.1 to 10.6 GHz, respectively.
{"title":"Design & Simulation of a Compact UWB Microstrip Filtenna","authors":"Reeta Verma, R. Gangwar","doi":"10.1109/WITCONECE48374.2019.9092924","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092924","url":null,"abstract":"In this research paper, design & simulation of a super wide band microstrip patch antenna, a ultrawideband (UWB) microstrip filter and a UWB microstrip filtenna using HFSS vs 15 software have been proposed. Firstly, a rectangular shape monopole patch antenna and a parallel coupled microstrip UWB bandpass filter (BPF) are separately designed. The proposed antenna is designed on a low cost FR4 substrate with height of 1.6mm and loss tangent of 0.02. The antenna is then integrated with UWB bandpass filter. The integrated antenna filter system is called UWB filtering antenna or filtenna. Simulated results in the terms of peak gain and bandwidth for the proposed antenna are obtained 5.9 dBi and 16.9 GHz in the frequency range 3.1 to 20 GHz, respectively. It is seen that the BPF shows the simulated transmission characteristics in the entire UWB band in better extend. The simulated result of the proposed filtenna exhibits better frequency response in UWB range as well as better out of band rejection capability. Compact size and bandwidth of the proposed UWB microstrip filtenna which exhibits better UWB band characteristics are obtained as 15 x 27 mm2 and 7.46 GHz in the frequency range 3.1 to 10.6 GHz, respectively.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115569962","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/witconece48374.2019.9092896
{"title":"WITCON ECE 2019 Technical Program Committee","authors":"","doi":"10.1109/witconece48374.2019.9092896","DOIUrl":"https://doi.org/10.1109/witconece48374.2019.9092896","url":null,"abstract":"","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129583298","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092942
T. S. Arora
This paper proposes a current mode low input and high output impedance multi-function filter and a sinusoidal quadrature oscillator, both employing two Voltage Differencing Current Conveyors (VDCC) as active elements along with four grounded passive components. Availability of high pass, band pass and low pass filter functions along with independent tunability of its quality factor are the available feature of the designed active filter. By applying some simple modifications in circuit hardware filter network converts into a current/voltage mode single resistance-controlled oscillator (SRCO) circuit. Explicit current outputs, simple and independent oscillation and frequency condition are the paramount features of the derived quadrature oscillator. The validity of both the derived circuits have been performed using pen-paper as well as with software simulations.
{"title":"New Current Mode Multi-Function Filter and Single-Resistance-Controlled Oscillator Employing VDCC and Only Grounded Passive Components","authors":"T. S. Arora","doi":"10.1109/WITCONECE48374.2019.9092942","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092942","url":null,"abstract":"This paper proposes a current mode low input and high output impedance multi-function filter and a sinusoidal quadrature oscillator, both employing two Voltage Differencing Current Conveyors (VDCC) as active elements along with four grounded passive components. Availability of high pass, band pass and low pass filter functions along with independent tunability of its quality factor are the available feature of the designed active filter. By applying some simple modifications in circuit hardware filter network converts into a current/voltage mode single resistance-controlled oscillator (SRCO) circuit. Explicit current outputs, simple and independent oscillation and frequency condition are the paramount features of the derived quadrature oscillator. The validity of both the derived circuits have been performed using pen-paper as well as with software simulations.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"140 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127626233","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092937
Sushanta Gogoi, Rangababu Peesapati
This work proposes low power and high throughput hardware architectures of various sizes 4 4,8 8 forward DTT and inverse DTT(IDTT) of semi parallel, fully parallel and a scalable implementation of DTT is also explored in this work. The proposed architectures are multiplier-free, produce high throughput. The designs are implemented on Field Programmable Gate Array(FPGA) and Application Specific Integrated Circuit(ASIC) platforms at TSMC 180 nm technology. The results show that proposed hardware architectures can support processing of 4K Ultra High Definition(UHD) video sequence at 21.6 fps and 10.2 fps of 8×8 and 4×4 DTT respectively operating at 23.8 MHz. Experimental results are compared with state-of-the-art literature which conclude that the proposed architectures consume lesser amount of resources with less processing clock cycles.
{"title":"Design and Implementation of low power 4 × 4/8 × 8 2D-DTT architecture for image and video compression","authors":"Sushanta Gogoi, Rangababu Peesapati","doi":"10.1109/WITCONECE48374.2019.9092937","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092937","url":null,"abstract":"This work proposes low power and high throughput hardware architectures of various sizes 4 4,8 8 forward DTT and inverse DTT(IDTT) of semi parallel, fully parallel and a scalable implementation of DTT is also explored in this work. The proposed architectures are multiplier-free, produce high throughput. The designs are implemented on Field Programmable Gate Array(FPGA) and Application Specific Integrated Circuit(ASIC) platforms at TSMC 180 nm technology. The results show that proposed hardware architectures can support processing of 4K Ultra High Definition(UHD) video sequence at 21.6 fps and 10.2 fps of 8×8 and 4×4 DTT respectively operating at 23.8 MHz. Experimental results are compared with state-of-the-art literature which conclude that the proposed architectures consume lesser amount of resources with less processing clock cycles.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"66 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128599392","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2019-11-01DOI: 10.1109/WITCONECE48374.2019.9092914
B. K. Singh, R. Singh, Pratima Tiwari, N. Kumar
Potato is one of the largest food crop and an integral part of world’s food supply. Late Bligh in Potato is community disease and has capability to devastate the entire crop rapidly. Estimated average annual loss form PLB is 15% around the world. In presented work, the task of Factor Analysis and epidemiology prediction are assigned to SVM and ELM respectively for Potato Late Blight. Factor Analysis Model calculate the weights of the Climate based parameters depending on their relevance in deciding the blight and blight free year. The feature subset selected using SVM are used as input to ELM for epidemiology prediction along with the age of the plant. Two databases are prepared from AICRP and Climate Data, one for Factor Analysis and one for Epidemiology prediction with five class labels (1-5). Database for Epidemiology Prediction is further divided into three sub databases for three separate planting dates. Analysis of the experimental results for Factor analysis shows that Maximum temperature, Maximum and Minimum Humidity, Sun Shine hours and Evaporation plays major role in occurrence of late blight disease. Experiments are conducted for Epidemiology Prediction with other activation functions and different partitions of database. On the basis of obtained results, SinC activation Function outperformed sigmoid function and has promising accuracy for all the data partitions.
{"title":"Climate Based Factor Analysis and Epidemiology Prediction for Potato Late Blight Using Machine Learning Approaches","authors":"B. K. Singh, R. Singh, Pratima Tiwari, N. Kumar","doi":"10.1109/WITCONECE48374.2019.9092914","DOIUrl":"https://doi.org/10.1109/WITCONECE48374.2019.9092914","url":null,"abstract":"Potato is one of the largest food crop and an integral part of world’s food supply. Late Bligh in Potato is community disease and has capability to devastate the entire crop rapidly. Estimated average annual loss form PLB is 15% around the world. In presented work, the task of Factor Analysis and epidemiology prediction are assigned to SVM and ELM respectively for Potato Late Blight. Factor Analysis Model calculate the weights of the Climate based parameters depending on their relevance in deciding the blight and blight free year. The feature subset selected using SVM are used as input to ELM for epidemiology prediction along with the age of the plant. Two databases are prepared from AICRP and Climate Data, one for Factor Analysis and one for Epidemiology prediction with five class labels (1-5). Database for Epidemiology Prediction is further divided into three sub databases for three separate planting dates. Analysis of the experimental results for Factor analysis shows that Maximum temperature, Maximum and Minimum Humidity, Sun Shine hours and Evaporation plays major role in occurrence of late blight disease. Experiments are conducted for Epidemiology Prediction with other activation functions and different partitions of database. On the basis of obtained results, SinC activation Function outperformed sigmoid function and has promising accuracy for all the data partitions.","PeriodicalId":350816,"journal":{"name":"2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121151316","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：