首页 > 最新文献

Design Automation for Embedded Systems最新文献

英文 中文
No-instruction-set-computer design experience of flexible and efficient architectures for digital communication applications: two case studies on MIMO turbo detection and universal turbo demapping 数字通信应用中灵活高效架构的无指令集计算机设计经验:MIMO turbo检测和通用turbo映射的两个案例研究
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2021-01-27 DOI: 10.1007/s10617-021-09245-x
Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat

The emerging flexibility need in designing application-specific processors dedicated for modules of digital receiver imposes a new design metric, which is added to the requirements of efficiency and productivity. In order to cope with the emerging flexibility requirement combined with the best performance efficiency, many application-specific processor design approaches have been proposed and investigated. In general, available design approaches that adopt dynamic scheduling of instructions add an overhead due to the instruction decoding. To minimize this overhead, several approaches have been introduced, which opt static scheduling. In this context, No-Instruction-Set-Computer (NISC) concept has been introduced to design application-specific processors without an instruction set. NISC concept proposes that there is no need to first design and then use an instruction set when the hardware is programmed by its designers rather than its users. NISC designing approach offers a good compromise between flexibility, productivity, and quality for the design of a digital system. In our work, NISC approach is explored through the design of flexible and efficient architectures dedicated for digital communication applications which fulfill the requirements imposed by multiple emergent communication standards. This paper introduces briefly the NISC concept and the corresponding design methodology. Also, it provides an overview of the related design approach. In addition, the relevance of NISC in realizing flexible and efficient implementation in the domain of digital communication is demonstrated through two case studies on MIMO turbo detection and universal turbo demapping. Both designed NISC-based architectures have been compared to state-of-the-art ASIP-based architectures using similar computational resources and supporting same flexibility parameters. The obtained results show that the proposed NISC-based architectures provide a significant improvement in execution performance while having reduced implementation costs. The results also illustrates how the control memory requirements depend on the application and the devised architecture choices. In the detector module, the adopted re-usability of allocated resources imposes separate controlling of each component; hence, additional control signals are implied. Whereas for the demapper module, implemented hardware components are considered to perform specific operations and to deal with the same type of data; hence, the number of control signals can be reduced significantly.

在设计数字接收机模块专用处理器时,对灵活性的需求日益增加,这就要求在提高效率和生产效率的基础上,增加了新的设计标准。为了满足日益增长的灵活性要求和最佳的性能效率,许多针对特定应用的处理器设计方法被提出和研究。通常,采用动态指令调度的现有设计方法由于指令解码而增加了开销。为了最小化这种开销,引入了几种方法,它们都是静态调度。在这种情况下,引入了无指令集计算机(NISC)概念来设计没有指令集的特定应用程序处理器。NISC概念提出,当硬件由其设计者而不是其用户编程时,不需要先设计然后使用指令集。NISC设计方法为数字系统的设计提供了灵活性、生产力和质量之间的良好折衷。在我们的工作中,NISC方法通过设计灵活高效的数字通信应用体系结构来探索,这些体系结构满足多种紧急通信标准的要求。本文简要介绍了NISC的概念和相应的设计方法。此外,它还提供了相关设计方法的概述。此外,通过对MIMO turbo检测和通用turbo映射的两个案例研究,证明了NISC在数字通信领域实现灵活高效实施的相关性。这两种设计的基于niscc的架构都与使用类似计算资源和支持相同灵活性参数的最先进的基于api的架构进行了比较。得到的结果表明,所提出的基于niscc的体系结构在降低实现成本的同时显著提高了执行性能。结果还说明了控制内存需求如何取决于应用程序和设计的体系结构选择。在检测器模块中,采用分配资源的可重用性,对各个组件进行单独控制;因此,隐含了额外的控制信号。而对于demapper模块,实现的硬件组件被认为执行特定的操作并处理相同类型的数据;因此,控制信号的数量可以大大减少。
{"title":"No-instruction-set-computer design experience of flexible and efficient architectures for digital communication applications: two case studies on MIMO turbo detection and universal turbo demapping","authors":"Mostafa Rizk, Amer Baghdadi, Michel Jezequel, Yasser Mohanna, Youssef Atat","doi":"10.1007/s10617-021-09245-x","DOIUrl":"https://doi.org/10.1007/s10617-021-09245-x","url":null,"abstract":"<p>The emerging flexibility need in designing application-specific processors dedicated for modules of digital receiver imposes a new design metric, which is added to the requirements of efficiency and productivity. In order to cope with the emerging flexibility requirement combined with the best performance efficiency, many application-specific processor design approaches have been proposed and investigated. In general, available design approaches that adopt dynamic scheduling of instructions add an overhead due to the instruction decoding. To minimize this overhead, several approaches have been introduced, which opt static scheduling. In this context, No-Instruction-Set-Computer (NISC) concept has been introduced to design application-specific processors without an instruction set. NISC concept proposes that there is no need to first design and then use an instruction set when the hardware is programmed by its designers rather than its users. NISC designing approach offers a good compromise between flexibility, productivity, and quality for the design of a digital system. In our work, NISC approach is explored through the design of flexible and efficient architectures dedicated for digital communication applications which fulfill the requirements imposed by multiple emergent communication standards. This paper introduces briefly the NISC concept and the corresponding design methodology. Also, it provides an overview of the related design approach. In addition, the relevance of NISC in realizing flexible and efficient implementation in the domain of digital communication is demonstrated through two case studies on MIMO turbo detection and universal turbo demapping. Both designed NISC-based architectures have been compared to state-of-the-art ASIP-based architectures using similar computational resources and supporting same flexibility parameters. The obtained results show that the proposed NISC-based architectures provide a significant improvement in execution performance while having reduced implementation costs. The results also illustrates how the control memory requirements depend on the application and the devised architecture choices. In the detector module, the adopted re-usability of allocated resources imposes separate controlling of each component; hence, additional control signals are implied. Whereas for the demapper module, implemented hardware components are considered to perform specific operations and to deal with the same type of data; hence, the number of control signals can be reduced significantly.</p>","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"51 5","pages":""},"PeriodicalIF":1.4,"publicationDate":"2021-01-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"138524192","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 3
A model of architecture for estimating GPU processing performance and power 一种估算GPU处理性能和功耗的体系结构模型
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2021-01-16 DOI: 10.1007/s10617-020-09244-4
Saman Payvar, Maxime Pelcat, Timo D. Hämäläinen

Efficient usage of heterogeneous computing architectures requires distribution of the workload on available processing elements. Traditionally, the mapping is based on information acquired from application profiling and utilized in architecture exploration. To reduce the amount of manual work required, statistical application modeling and architecture modeling can be combined with exploration heuristics. While the application modeling side of the problem has been studied extensively, architecture modeling has received less attention. Linear System Level Architecture (LSLA) is a Model of Architecture that aims at separating the architectural concerns from algorithmic ones when predicting performance. This work builds on the LSLA model and introduces non-linear semantics, specifically to support GPU performance and power modeling, by modeling also the degree of parallelism. The model is evaluated with three signal processing applications with various workload distributions on a desktop GPU and mobile GPU. The measured average fidelity of the new model is 93% for performance, and 84% for power, which can fit design space exploration purposes.

高效地使用异构计算架构需要在可用的处理元素上分配工作负载。传统上,映射是基于从应用程序分析中获得的信息,并在架构探索中使用。为了减少所需的手工工作量,可以将统计应用程序建模和体系结构建模与探索启发式相结合。虽然这个问题的应用程序建模方面已经得到了广泛的研究,但体系结构建模却很少受到关注。线性系统级体系结构(LSLA)是一种体系结构模型,其目的是在预测性能时将体系结构关注点与算法关注点分开。这项工作建立在LSLA模型的基础上,并引入了非线性语义,特别是通过建模并行度来支持GPU性能和功耗建模。通过在桌面GPU和移动GPU上的三种不同负载分布的信号处理应用对该模型进行了评估。新模型的测量平均保真度为93%的性能和84%的功率,可以满足设计空间探索的目的。
{"title":"A model of architecture for estimating GPU processing performance and power","authors":"Saman Payvar, Maxime Pelcat, Timo D. Hämäläinen","doi":"10.1007/s10617-020-09244-4","DOIUrl":"https://doi.org/10.1007/s10617-020-09244-4","url":null,"abstract":"<p>Efficient usage of heterogeneous computing architectures requires distribution of the workload on available processing elements. Traditionally, the mapping is based on information acquired from application profiling and utilized in architecture exploration. To reduce the amount of manual work required, statistical application modeling and architecture modeling can be combined with exploration heuristics. While the application modeling side of the problem has been studied extensively, architecture modeling has received less attention. Linear System Level Architecture (LSLA) is a Model of Architecture that aims at separating the architectural concerns from algorithmic ones when predicting performance. This work builds on the LSLA model and introduces non-linear semantics, specifically to support GPU performance and power modeling, by modeling also the degree of parallelism. The model is evaluated with three signal processing applications with various workload distributions on a desktop GPU and mobile GPU. The measured average fidelity of the new model is 93% for performance, and 84% for power, which can fit design space exploration purposes.</p>","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"37 4","pages":""},"PeriodicalIF":1.4,"publicationDate":"2021-01-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"138524191","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Dynamic concurrency throttling on NUMA systems and data migration impacts NUMA系统上的动态并发限制和数据迁移影响
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-11-04 DOI: 10.1007/s10617-020-09243-5
Janaina Schwarzrock, M. Jordan, Guilherme Korol, C. C. D. Oliveira, A. Lorenzon, Mateus Beck Rutzig, Antonio Carlos S. Beck
{"title":"Dynamic concurrency throttling on NUMA systems and data migration impacts","authors":"Janaina Schwarzrock, M. Jordan, Guilherme Korol, C. C. D. Oliveira, A. Lorenzon, Mateus Beck Rutzig, Antonio Carlos S. Beck","doi":"10.1007/s10617-020-09243-5","DOIUrl":"https://doi.org/10.1007/s10617-020-09243-5","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"25 1","pages":"135 - 160"},"PeriodicalIF":1.4,"publicationDate":"2020-11-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/s10617-020-09243-5","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"52170640","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Remembrance 纪念
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-10-17 DOI: 10.1007/s10617-020-09242-6
{"title":"Remembrance","authors":"","doi":"10.1007/s10617-020-09242-6","DOIUrl":"https://doi.org/10.1007/s10617-020-09242-6","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"22 1","pages":""},"PeriodicalIF":1.4,"publicationDate":"2020-10-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"140885362","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Synthetic image generation for training deep learning-based automated license plate recognition systems on the Brazilian Mercosur standard 在巴西南方共同市场标准上训练基于深度学习的自动车牌识别系统的合成图像生成
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-10-07 DOI: 10.1007/s10617-020-09241-7
Gilles Silvano, Vinícius Ribeiro, Vitor Greati, Aguinaldo Bezerra, Ivanovitch Silva, Patricia Takako Endo, Theo Lynn

License plates are the primary source of vehicle identification data used in a wide range of applications including law enforcement, electronic tolling, and access control amongst others. License plate detection (LPD) is a critical process in automatic license plate recognition (ALPR) that reduces complexity by delimiting the search space for subsequent ALPR stages. It is complicated by unfavourable factors including environmental conditions, occlusion, and license plate variation. As such, it requires training models on substantial volumes of relevant images per use case. In 2018, the new Mercosur standard came in to effect in four South American countries. Access to large volumes of actual Mercosur license plates with sufficient presentation variety is a significant challenge for training supervised models for LPD, thereby adversely impacting the efficacy of ALPR in Mercosur countries. This paper presents a novel license plate embedding methodology for generating large volumes of accurate Mercosur license plate images sufficient for training supervised LPD. We validate this methodology with a deep learning-based ALPR using a convolutional neural network trained exclusively with synthetic data and tested with real parking lot and traffic camera images. Experiment results achieve detection accuracy of 95% and an average running time of 40 ms.

车牌是车辆识别数据的主要来源,广泛应用于执法、电子收费和访问控制等领域。车牌检测(LPD)是车牌自动识别(ALPR)中的一个关键步骤,它通过为后续的车牌自动识别阶段划分搜索空间来降低复杂性。由于环境条件、遮挡和车牌变化等不利因素的影响,这一过程变得更加复杂。因此,它需要在每个用例的大量相关图像上训练模型。2018年,新的南方共同市场标准在四个南美国家生效。对于训练LPD监督模型来说,获得大量具有足够外观多样性的实际南方共同市场车牌是一个重大挑战,从而对南方共同市场国家的ALPR效果产生不利影响。本文提出了一种新的车牌嵌入方法,用于生成大量准确的南方共同市场车牌图像,足以用于训练监督LPD。我们通过基于深度学习的ALPR验证了这种方法,该ALPR使用卷积神经网络专门训练合成数据,并使用真实的停车场和交通摄像头图像进行了测试。实验结果表明,该方法的检测准确率为95%,平均运行时间为40 ms。
{"title":"Synthetic image generation for training deep learning-based automated license plate recognition systems on the Brazilian Mercosur standard","authors":"Gilles Silvano, Vinícius Ribeiro, Vitor Greati, Aguinaldo Bezerra, Ivanovitch Silva, Patricia Takako Endo, Theo Lynn","doi":"10.1007/s10617-020-09241-7","DOIUrl":"https://doi.org/10.1007/s10617-020-09241-7","url":null,"abstract":"<p>License plates are the primary source of vehicle identification data used in a wide range of applications including law enforcement, electronic tolling, and access control amongst others. License plate detection (LPD) is a critical process in automatic license plate recognition (ALPR) that reduces complexity by delimiting the search space for subsequent ALPR stages. It is complicated by unfavourable factors including environmental conditions, occlusion, and license plate variation. As such, it requires training models on substantial volumes of relevant images per use case. In 2018, the new Mercosur standard came in to effect in four South American countries. Access to large volumes of actual Mercosur license plates with sufficient presentation variety is a significant challenge for training supervised models for LPD, thereby adversely impacting the efficacy of ALPR in Mercosur countries. This paper presents a novel license plate embedding methodology for generating large volumes of accurate Mercosur license plate images sufficient for training supervised LPD. We validate this methodology with a deep learning-based ALPR using a convolutional neural network trained exclusively with synthetic data and tested with real parking lot and traffic camera images. Experiment results achieve detection accuracy of 95% and an average running time of 40 ms.</p>","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"40 3","pages":""},"PeriodicalIF":1.4,"publicationDate":"2020-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"138524212","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
An analysis of the Gateway Integrity Checking Protocol from the perspective of Intrusion Detection Systems 从入侵检测系统的角度分析网关完整性检查协议
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-09-07 DOI: 10.1007/s10617-020-09240-8
Mateus Martínez de Lucena, R. Scheffel, A. A. Fröhlich
{"title":"An analysis of the Gateway Integrity Checking Protocol from the perspective of Intrusion Detection Systems","authors":"Mateus Martínez de Lucena, R. Scheffel, A. A. Fröhlich","doi":"10.1007/s10617-020-09240-8","DOIUrl":"https://doi.org/10.1007/s10617-020-09240-8","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"25 1","pages":"89 - 111"},"PeriodicalIF":1.4,"publicationDate":"2020-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/s10617-020-09240-8","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"46455093","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 2
Special issue on deep learning for on-chip learning 芯片学习深度学习特刊
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-08-13 DOI: 10.1007/s10617-020-09239-1
Wei Wei, Jinsong Wu, Chunsheng Zhu
{"title":"Special issue on deep learning for on-chip learning","authors":"Wei Wei, Jinsong Wu, Chunsheng Zhu","doi":"10.1007/s10617-020-09239-1","DOIUrl":"https://doi.org/10.1007/s10617-020-09239-1","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"24 1","pages":"127 - 128"},"PeriodicalIF":1.4,"publicationDate":"2020-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/s10617-020-09239-1","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"49402904","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Hot sparing for lifetime-chip-performance and cost improvement in application specific SIMT processors 在特定于应用程序的SIMT处理器中,用于终身芯片性能和成本改进的热节省
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-06-03 DOI: 10.1007/s10617-020-09238-2
S. H. Mozafari, B. Meyer
{"title":"Hot sparing for lifetime-chip-performance and cost improvement in application specific SIMT processors","authors":"S. H. Mozafari, B. Meyer","doi":"10.1007/s10617-020-09238-2","DOIUrl":"https://doi.org/10.1007/s10617-020-09238-2","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"24 1","pages":"249 - 266"},"PeriodicalIF":1.4,"publicationDate":"2020-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/s10617-020-09238-2","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"52170620","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 0
Deep learning controller design of embedded control system for maglev train via deep belief network algorithm 基于深度信念网络算法的磁悬浮列车嵌入式控制系统的深度学习控制器设计
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-04-09 DOI: 10.1007/s10617-020-09237-3
Ding-gang Gao, You-gang Sun, Shi-hui Luo, Guo-bin Lin, Lai-sheng Tong

The maglev train has been successful in practice as a new type of ground transportation. Owing to the inherent nonlinearity and open-loop instability of the electromagnetic suspension (EMS) system, an analogue or a digital controller is used to control the maglev trains’ stability. With the rapid development of embedded systems and artificial intelligence, intelligent digital control has begun to replace the conventional analogue control technology creating a new approach to the EMS control system. This paper proposes a hardware module for an embedded levitation controller based on digital signal processor and field programmable gate array, hence producing an open loop mathematical model of the embedded maglev control system. The deep learning controller is then developed based on a deep belief network (DBN) algorithm and a proportional integral derivative feedback controller. The simulations are conducted in the MATLAB environment after training the DBN. Simulation results are compared with those obtained from the conventional controller. Finally, experiments are implemented to examine the feasibility in practice of the application of the DBN into a maglev embedded control system. The system, with the proposed controller, can accurately track the target airgap of 8 mm. The maximum tracking error of sinusoidal trajectory is 0.17 mm and the maximum tracking error of step trajectory is 0.98 mm. Both simulation and experimental results are included in this paper to show that the proposed deep learning controller can be more robust and less complicated to implement in maglev control applications.

磁悬浮列车作为一种新型地面交通工具,在实践中取得了成功。由于电磁悬浮系统固有的非线性和开环不稳定性,采用模拟控制器或数字控制器对磁悬浮列车的稳定性进行控制。随着嵌入式系统和人工智能的快速发展,智能数字控制已经开始取代传统的模拟控制技术,为EMS控制系统开辟了新的途径。提出了一种基于数字信号处理器和现场可编程门阵列的嵌入式磁悬浮控制器硬件模块,建立了嵌入式磁悬浮控制系统的开环数学模型。然后基于深度信念网络(DBN)算法和比例积分导数反馈控制器开发了深度学习控制器。训练完DBN后,在MATLAB环境下进行仿真。仿真结果与传统控制器的仿真结果进行了比较。最后,通过实验验证了DBN在磁悬浮嵌入式控制系统中的实际应用可行性。该系统采用所设计的控制器,可以准确跟踪8 mm的目标气隙。正弦轨迹的最大跟踪误差为0.17 mm,阶跃轨迹的最大跟踪误差为0.98 mm。仿真和实验结果表明,所提出的深度学习控制器在磁浮控制应用中具有较强的鲁棒性和较低的实现复杂度。
{"title":"Deep learning controller design of embedded control system for maglev train via deep belief network algorithm","authors":"Ding-gang Gao, You-gang Sun, Shi-hui Luo, Guo-bin Lin, Lai-sheng Tong","doi":"10.1007/s10617-020-09237-3","DOIUrl":"https://doi.org/10.1007/s10617-020-09237-3","url":null,"abstract":"<p>The maglev train has been successful in practice as a new type of ground transportation. Owing to the inherent nonlinearity and open-loop instability of the electromagnetic suspension (EMS) system, an analogue or a digital controller is used to control the maglev trains’ stability. With the rapid development of embedded systems and artificial intelligence, intelligent digital control has begun to replace the conventional analogue control technology creating a new approach to the EMS control system. This paper proposes a hardware module for an embedded levitation controller based on digital signal processor and field programmable gate array, hence producing an open loop mathematical model of the embedded maglev control system. The deep learning controller is then developed based on a deep belief network (DBN) algorithm and a proportional integral derivative feedback controller. The simulations are conducted in the MATLAB environment after training the DBN. Simulation results are compared with those obtained from the conventional controller. Finally, experiments are implemented to examine the feasibility in practice of the application of the DBN into a maglev embedded control system. The system, with the proposed controller, can accurately track the target airgap of 8 mm. The maximum tracking error of sinusoidal trajectory is 0.17 mm and the maximum tracking error of step trajectory is 0.98 mm. Both simulation and experimental results are included in this paper to show that the proposed deep learning controller can be more robust and less complicated to implement in maglev control applications.</p>","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"48 11","pages":""},"PeriodicalIF":1.4,"publicationDate":"2020-04-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"138524213","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 9
Reducing neighbor discovery time in sensor networks with directional antennas using dynamic contention resolution 利用动态争用分辨率减少定向天线传感器网络中的邻居发现时间
IF 1.4 4区 计算机科学 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Pub Date : 2020-03-21 DOI: 10.1007/s10617-020-09236-4
Nicolás Gammarano, Javier Schandy, Leonardo Steinfeld
{"title":"Reducing neighbor discovery time in sensor networks with directional antennas using dynamic contention resolution","authors":"Nicolás Gammarano, Javier Schandy, Leonardo Steinfeld","doi":"10.1007/s10617-020-09236-4","DOIUrl":"https://doi.org/10.1007/s10617-020-09236-4","url":null,"abstract":"","PeriodicalId":50594,"journal":{"name":"Design Automation for Embedded Systems","volume":"1 1","pages":"223 - 247"},"PeriodicalIF":1.4,"publicationDate":"2020-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1007/s10617-020-09236-4","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"52170592","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":4,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
期刊
Design Automation for Embedded Systems
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1