Pub Date : 1990-06-07DOI: 10.1109/VLSIC.1990.111123
M. Suzuki, S. Tachibana, T. Hayashi, A. Watanabe, T. Nishida, S. Shukuri, H. Higuchi, T. Nagano, K. Shimohigashi
The authors describe a low-power comparator circuit which is especially useful for on-chip cache-TAG memories. A novel TAG memory comparator circuit scheme, called a current-mode column comparator (CMCC) scheme, is proposed, and the low-power nature of the CMCC without degraded accessing speed is described. An experimental 128-entry by 32-b TAG-memory test chip was fabricated using 0.5-μm BiCMOS technology, and a 3-ns address input to hit delay time was obtained. The power dissipation of the sense amplifiers was reduced by a factor of 10
作者描述了一种低功耗比较电路，该电路特别适用于片上缓存- tag存储器。提出了一种新的TAG存储比较电路方案，称为电流模式列比较器(CMCC)方案，并描述了CMCC在不降低访问速度的情况下的低功耗特性。采用0.5- μ m BiCMOS技术，制作了一个32-b的128条TAG-memory测试芯片，并获得了一个3-ns的地址输入以获得命中延迟时间。感应放大器的功耗降低了1 / 10
{"title":"A current-mode column comparator circuit for high-speed, low-power on-chip cache-TAG memories","authors":"M. Suzuki, S. Tachibana, T. Hayashi, A. Watanabe, T. Nishida, S. Shukuri, H. Higuchi, T. Nagano, K. Shimohigashi","doi":"10.1109/VLSIC.1990.111123","DOIUrl":"https://doi.org/10.1109/VLSIC.1990.111123","url":null,"abstract":"The authors describe a low-power comparator circuit which is especially useful for on-chip cache-TAG memories. A novel TAG memory comparator circuit scheme, called a current-mode column comparator (CMCC) scheme, is proposed, and the low-power nature of the CMCC without degraded accessing speed is described. An experimental 128-entry by 32-b TAG-memory test chip was fabricated using 0.5-μm BiCMOS technology, and a 3-ns address input to hit delay time was obtained. The power dissipation of the sense amplifiers was reduced by a factor of 10","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131044698","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1990-06-07DOI: 10.1109/VLSIC.1990.111092
N. Kumazawa, N. Fukushima, N. Ono, N. Sakamoto
An 8-bit digital-to-analog converter with 30-pVs low glitch energy, 2-Vp-p wide-range output from GND, and a 150-MHz sampling rate is described. This device has been achieved on the basis of a new current cell and a biased switch using a 1.4-μm CMOS process. Experimental results for the device are reported
描述了一种8位数模转换器，具有30pv低故障能量，2 vp -p从地的宽范围输出，以及150 mhz的采样率。该器件是在使用1.4 μ m CMOS工艺的新电流单元和偏置开关的基础上实现的。报道了该装置的实验结果
{"title":"An 8 bit 150 MHz CMOS D/A converter with 2 Vp-p wide range output","authors":"N. Kumazawa, N. Fukushima, N. Ono, N. Sakamoto","doi":"10.1109/VLSIC.1990.111092","DOIUrl":"https://doi.org/10.1109/VLSIC.1990.111092","url":null,"abstract":"An 8-bit digital-to-analog converter with 30-pVs low glitch energy, 2-Vp-p wide-range output from GND, and a 150-MHz sampling rate is described. This device has been achieved on the basis of a new current cell and a biased switch using a 1.4-μm CMOS process. Experimental results for the device are reported","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128242480","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1990-06-07DOI: 10.1109/VLSIC.1990.111112
H. Nakai, K. Kanazawa, M. Asano, I. Sato, H. Iwahashi, K. Sakai, M. Yahata, S. Tanaka, N. Tozawa, M. Yatabe, S. Saito
A 36-ns, 1-Mb EPROM using a unique pseudodifferential sensing technique for high speed and a new noise immunity technique has been developed. In order to achieve both high speed and small die size, a newly developed pseudodifferential sensing technique with single-ended bit lines (one transistor/cell) and only two reference bit lines has been implemented, instead of a conventional fully differential sensing technique which has the disadvantage of large die size. A new data transfer circuit whose data transfer speed is controlled by an address transition detection pulse is utilized to obtain high noise immunity against power line noise caused by charging or discharging an output capacitance. Using 0.9-μm lithography, a cell size of 3.1 μm×2.9 μm has been achieved, resulting in a small die size of 6.67 mm×6.56 mm. The chip is fabricated by an n-well CMOS double poly-Si process with polycide technology and a single metal
采用独特的高速伪差分传感技术和新的抗噪技术，研制了一种36ns, 1mb的EPROM。为了实现高速度和小芯片尺寸，采用单端位线(一个晶体管/单元)和两个参考位线的伪差分传感技术取代了传统的全差分传感技术，该技术具有芯片尺寸大的缺点。利用地址转换检测脉冲控制数据传输速度的新型数据传输电路，对输出电容充放电产生的电力线噪声具有较高的抗扰性。采用0.9 μ m光刻技术，实现了3.1 μ m × 2.9 μ m的晶片尺寸，从而实现了6.67 mm × 6.56 mm的小晶片尺寸。该芯片采用n阱CMOS双多晶硅工艺，采用多晶技术和单一金属制造
{"title":"A 36 ns 1 Mbit CMOS EPROM with new data sensing technique","authors":"H. Nakai, K. Kanazawa, M. Asano, I. Sato, H. Iwahashi, K. Sakai, M. Yahata, S. Tanaka, N. Tozawa, M. Yatabe, S. Saito","doi":"10.1109/VLSIC.1990.111112","DOIUrl":"https://doi.org/10.1109/VLSIC.1990.111112","url":null,"abstract":"A 36-ns, 1-Mb EPROM using a unique pseudodifferential sensing technique for high speed and a new noise immunity technique has been developed. In order to achieve both high speed and small die size, a newly developed pseudodifferential sensing technique with single-ended bit lines (one transistor/cell) and only two reference bit lines has been implemented, instead of a conventional fully differential sensing technique which has the disadvantage of large die size. A new data transfer circuit whose data transfer speed is controlled by an address transition detection pulse is utilized to obtain high noise immunity against power line noise caused by charging or discharging an output capacitance. Using 0.9-μm lithography, a cell size of 3.1 μm×2.9 μm has been achieved, resulting in a small die size of 6.67 mm×6.56 mm. The chip is fabricated by an n-well CMOS double poly-Si process with polycide technology and a single metal","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"62 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124568425","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1990-06-07DOI: 10.1109/VLSIC.1990.111089
D. Wendell, J. Demaris, J. Chritz
A self-timed SRAM of 18-Kb density has been developed. It has several value-added features for specialty computer CPU applications. This part has an access time of 3.5 ns and a cycle time of less than access. All inputs are registered with respect to the clock positive edge, and read and write operations are internally self-timed. The output latch self-loads internally, thus insuring that data are valid for the entire cycle. The external timing facilities system usage. The part is formed using a self-timed synchronous architecture. An innovative circuit method called postcharge logic that allows a CMOS technology to achieve gate delays roughly equivalent to ECL (emitter coupled logic) gate delays was employed. Gate delays of 105 ps have been observed, compared to 145 ps for a regular CMOS inverter
{"title":"A 3.5 ns, 2 K×9 self timed SRAM","authors":"D. Wendell, J. Demaris, J. Chritz","doi":"10.1109/VLSIC.1990.111089","DOIUrl":"https://doi.org/10.1109/VLSIC.1990.111089","url":null,"abstract":"A self-timed SRAM of 18-Kb density has been developed. It has several value-added features for specialty computer CPU applications. This part has an access time of 3.5 ns and a cycle time of less than access. All inputs are registered with respect to the clock positive edge, and read and write operations are internally self-timed. The output latch self-loads internally, thus insuring that data are valid for the entire cycle. The external timing facilities system usage. The part is formed using a self-timed synchronous architecture. An innovative circuit method called postcharge logic that allows a CMOS technology to achieve gate delays roughly equivalent to ECL (emitter coupled logic) gate delays was employed. Gate delays of 105 ps have been observed, compared to 145 ps for a regular CMOS inverter","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"171 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"122871359","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：