Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611656
A. Budyakov, K. Schmalz, N. N. Prokopenko, C. Scheytt, P. Ostrovskyy
We compare the RF performance of fully differential opamps developed in 0.25 mum SiGe complementary (pnp/npn) technology and 0.13 mum SiGe BiCMOS (with npn only). Using the same compensation technique, the frequency response of these opamps is analyzed with emphasis on the phase margin (PM) and gain margin (GM). The pnp/npn opamp has advantage in unity gain bandwidth (UGB) and current consumption in comparison to the 0.13 mum BiCMOS design (supply voltage of 4 V). For the pnp/npn opamp a 23 GHz UGB can be achieved with PM of 57 degrees. In case of the pnp/npn opamp the supply voltage can be reduced to 3 V using a new topology with resistor for tail current. The optimized RF pnp/npn opamp allows the design of a differential line driver (50 Ohm) with 24 GHz bandwidth and a second order 2 GHz biquad bandpass filter.
我们比较了采用0.25 μ m SiGe互补(pnp/npn)技术和0.13 μ m SiGe BiCMOS(仅使用npn)开发的全差分放大器的射频性能。采用相同的补偿技术，分析了这些放大器的频率响应，重点分析了相位裕度(PM)和增益裕度(GM)。与0.13 mum BiCMOS设计(电源电压为4 V)相比，pnp/npn opamp在单位增益带宽(UGB)和电流消耗方面具有优势。对于pnp/npn opamp，在PM为57度的情况下可以实现23 GHz的UGB。在pnp/npn运放的情况下，电源电压可以降低到3 V使用新的拓扑与电阻的尾电流。优化的RF pnp/npn opamp允许设计一个24 GHz带宽的差分线路驱动器(50欧姆)和一个二阶2 GHz双路带通滤波器。
{"title":"Design of bipolar differential opamps with unity gain bandwidth up to 23 GHz","authors":"A. Budyakov, K. Schmalz, N. N. Prokopenko, C. Scheytt, P. Ostrovskyy","doi":"10.1109/ECCSC.2008.4611656","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611656","url":null,"abstract":"We compare the RF performance of fully differential opamps developed in 0.25 mum SiGe complementary (pnp/npn) technology and 0.13 mum SiGe BiCMOS (with npn only). Using the same compensation technique, the frequency response of these opamps is analyzed with emphasis on the phase margin (PM) and gain margin (GM). The pnp/npn opamp has advantage in unity gain bandwidth (UGB) and current consumption in comparison to the 0.13 mum BiCMOS design (supply voltage of 4 V). For the pnp/npn opamp a 23 GHz UGB can be achieved with PM of 57 degrees. In case of the pnp/npn opamp the supply voltage can be reduced to 3 V using a new topology with resistor for tail current. The optimized RF pnp/npn opamp allows the design of a differential line driver (50 Ohm) with 24 GHz bandwidth and a second order 2 GHz biquad bandpass filter.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"63 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"121835975","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611651
C. Andriesei, L. Goras, F. Temcamani
A novel tuning technique which improves the performances of an RF differential bandpass filter based on simulated inductors is presented. Gain enhancement techniques are applied to reduce the inductor losses by using an extra differential negative resistance. The proposed method is sufficiently general to be applied to other active filters topologies based on active inductors as well and is intended to be used for CMOS multi-standard filters design.
{"title":"Negative resistance based tuning of an RF bandpass filter","authors":"C. Andriesei, L. Goras, F. Temcamani","doi":"10.1109/ECCSC.2008.4611651","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611651","url":null,"abstract":"A novel tuning technique which improves the performances of an RF differential bandpass filter based on simulated inductors is presented. Gain enhancement techniques are applied to reduce the inductor losses by using an extra differential negative resistance. The proposed method is sufficiently general to be applied to other active filters topologies based on active inductors as well and is intended to be used for CMOS multi-standard filters design.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"44 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131289011","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611662
A. Marascu, L. Dumitriu, M. Iordache, D. Niculae
The paper presents two methods for analyzing analog circuit tolerances. Both methods were applied to a low pass and a high pass Chebyshev filter. One method called Monte Carlo analysis relies on the circuit matrix for generating results; the other called fast Monte Carlo analysis uses the circuit's transfer function in order to generate the results of the tolerance analysis. The circuit's elements sensitivities are calculated using the derivates of the circuit's transfer functions.
{"title":"Tolerance analysis for Chebysev filters","authors":"A. Marascu, L. Dumitriu, M. Iordache, D. Niculae","doi":"10.1109/ECCSC.2008.4611662","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611662","url":null,"abstract":"The paper presents two methods for analyzing analog circuit tolerances. Both methods were applied to a low pass and a high pass Chebyshev filter. One method called Monte Carlo analysis relies on the circuit matrix for generating results; the other called fast Monte Carlo analysis uses the circuit's transfer function in order to generate the results of the tolerance analysis. The circuit's elements sensitivities are calculated using the derivates of the circuit's transfer functions.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"36 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114983826","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611645
R. de Figueiredo, E. Akay
In this paper we propose a new neural network architecture that deploys and extended Kalman filter (EKF) based learning algorithm. We used the new neural network for the prediction of speech signals. Simulation results show that the neural networks leads to better performance than the well known linear predictor coefficients (LPC) that uses Levinson-Durbin algorithm.
{"title":"Neural speech predictors","authors":"R. de Figueiredo, E. Akay","doi":"10.1109/ECCSC.2008.4611645","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611645","url":null,"abstract":"In this paper we propose a new neural network architecture that deploys and extended Kalman filter (EKF) based learning algorithm. We used the new neural network for the prediction of speech signals. Simulation results show that the neural networks leads to better performance than the well known linear predictor coefficients (LPC) that uses Levinson-Durbin algorithm.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"47 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"129925897","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611677
I. Hantila, F. Constantinescu, A. Gheorghe, M. Nitescu
Consider a dynamic circuit containing nonlinear resistors, the other elements being linear. Each nonlinear resistor is replaced by a set of equivalent sources which are current or voltage dependent. The parameters of these sources are corrected iteratively. In order to find the new controlling voltages (currents) linear sinusoidal problems are solved for source harmonics. The convergence of this iterative procedure is proved. This method gives correct results for strongly nonlinear circuits driven by modulated signals, unlike the harmonic balance method. An example is given for illustration.
{"title":"A frequency domain method for analysis of dynamic circuits with resistive nonlinearities","authors":"I. Hantila, F. Constantinescu, A. Gheorghe, M. Nitescu","doi":"10.1109/ECCSC.2008.4611677","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611677","url":null,"abstract":"Consider a dynamic circuit containing nonlinear resistors, the other elements being linear. Each nonlinear resistor is replaced by a set of equivalent sources which are current or voltage dependent. The parameters of these sources are corrected iteratively. In order to find the new controlling voltages (currents) linear sinusoidal problems are solved for source harmonics. The convergence of this iterative procedure is proved. This method gives correct results for strongly nonlinear circuits driven by modulated signals, unlike the harmonic balance method. An example is given for illustration.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132451608","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611691
S. Haene, Andreas Burg, N. Felber, W. Fichtner
Coherent detection of OFDM signals requires channel state information which can be acquired by transmitting known training symbols and by appropriate channel estimation at the receiver. Focusing on robust algorithms suitable for integration in silicon, a novel channel estimation method is proposed. The algorithm is based on a suboptimal modification to the maximum-likelihood estimator and was designed to enable the use of highly optimized constant-coefficient multipliers that require less area on silicon compared to regular multipliers. The mean square error and the complexity of different estimators are analyzed analytically, while an actual ASIC implementation allows to assess the real-world silicon area requirements for our proposed algorithm.
{"title":"OFDM channel estimation algorithm and ASIC implementation","authors":"S. Haene, Andreas Burg, N. Felber, W. Fichtner","doi":"10.1109/ECCSC.2008.4611691","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611691","url":null,"abstract":"Coherent detection of OFDM signals requires channel state information which can be acquired by transmitting known training symbols and by appropriate channel estimation at the receiver. Focusing on robust algorithms suitable for integration in silicon, a novel channel estimation method is proposed. The algorithm is based on a suboptimal modification to the maximum-likelihood estimator and was designed to enable the use of highly optimized constant-coefficient multipliers that require less area on silicon compared to regular multipliers. The mean square error and the complexity of different estimators are analyzed analytically, while an actual ASIC implementation allows to assess the real-world silicon area requirements for our proposed algorithm.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131006184","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611703
K. N. Mishra
Dynamic power consumption is a major concern for designing various modern age information systems and computers. Advances in low power VLSI design results in charge recovery based adiabatic logic concept, which proves to be a potential parametric to design CMOS circuits for various low power applications. Research in this domain is fueled by the fact that instead of discharging the load capacitance to ground, the charge flows back to power supply and can be reused. Keeping the advantages of energy recovery logic in mind, we demonstrate low energy carry break logic exploiting certain aspects of carry generation based on the bit positions in input vectors. Design has been implemented in 90 nm TSMC process, showing 70% improvement in power.
{"title":"Efficient carry generation technique incorporating energy recovering logic circuitry for low power VLSI","authors":"K. N. Mishra","doi":"10.1109/ECCSC.2008.4611703","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611703","url":null,"abstract":"Dynamic power consumption is a major concern for designing various modern age information systems and computers. Advances in low power VLSI design results in charge recovery based adiabatic logic concept, which proves to be a potential parametric to design CMOS circuits for various low power applications. Research in this domain is fueled by the fact that instead of discharging the load capacitance to ground, the charge flows back to power supply and can be reused. Keeping the advantages of energy recovery logic in mind, we demonstrate low energy carry break logic exploiting certain aspects of carry generation based on the bit positions in input vectors. Design has been implemented in 90 nm TSMC process, showing 70% improvement in power.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132983199","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611702
H. Mathlouthi, K. Abderrahim, F. Msahli, G. Favier
Several methods for the identification of FIR systems using cumulants have been proposed in the literature. These methods can be classified into three categories of solutions: linear algebra, closed form and optimization. Only linear algebra solutions are considered in this paper. For the sake of simplicity, these methods use the least squares approach to solve a system of equations characterized by a redundant vector of unknown parameters and assumed to be linear, but it not. Mathematically, this approach is not suitable, since the obtained system is nonlinear and must be treated as an optimization problem. To overcome this problem, we define three optimization problems and based on that the best algorithm to solve it will be selected. Simulations are performed to demonstrate the performance of the proposed methods.
{"title":"Optimization approaches for the identification of FIR models using cumulants","authors":"H. Mathlouthi, K. Abderrahim, F. Msahli, G. Favier","doi":"10.1109/ECCSC.2008.4611702","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611702","url":null,"abstract":"Several methods for the identification of FIR systems using cumulants have been proposed in the literature. These methods can be classified into three categories of solutions: linear algebra, closed form and optimization. Only linear algebra solutions are considered in this paper. For the sake of simplicity, these methods use the least squares approach to solve a system of equations characterized by a redundant vector of unknown parameters and assumed to be linear, but it not. Mathematically, this approach is not suitable, since the obtained system is nonlinear and must be treated as an optimization problem. To overcome this problem, we define three optimization problems and based on that the best algorithm to solve it will be selected. Simulations are performed to demonstrate the performance of the proposed methods.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"35 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116276172","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611655
Y. Luque, E. Kerhervé, N. Deltimple, D. Belot
This paper deals with the challenges of designing and implementing a PA dedicated to 3G applications in a CMOS 65 nm technology. High linearity and high power applications impose several bottlenecks from the layout point of view. The difficulties are increased by the use of a low cost technology. Reduce the size of the circuit while increasing the power leads to think of a different layout topology. The PAE (power added efficiency) in this type of application is generally low, making the thermal effect, even more critical. The layout will be used as an example to highlight the compromises that have been made along the process. Thanks to a new PA structure and a very carefully layout, this CMOS power amplifier provides a 31 dBm maximal output power with a PAE of 25% at 1.95 GHz.
{"title":"CMOS PA design dedicated to UMTS (3G) applications in 65 nm technology","authors":"Y. Luque, E. Kerhervé, N. Deltimple, D. Belot","doi":"10.1109/ECCSC.2008.4611655","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611655","url":null,"abstract":"This paper deals with the challenges of designing and implementing a PA dedicated to 3G applications in a CMOS 65 nm technology. High linearity and high power applications impose several bottlenecks from the layout point of view. The difficulties are increased by the use of a low cost technology. Reduce the size of the circuit while increasing the power leads to think of a different layout topology. The PAE (power added efficiency) in this type of application is generally low, making the thermal effect, even more critical. The layout will be used as an example to highlight the compromises that have been made along the process. Thanks to a new PA structure and a very carefully layout, this CMOS power amplifier provides a 31 dBm maximal output power with a PAE of 25% at 1.95 GHz.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"7 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133801298","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2008-07-10DOI: 10.1109/ECCSC.2008.4611642
I. Hantila, Mihai Vasiliu
The aim of the paper is to develop a basic field-circuit approach to electromagnetic boundary field problems (BVPs). Compared with existing circuit approaches we contribute with a model allowing radiation to be taken into consideration. Radiative and conductive transfer of energy are reflected in boundary conditions (BCs) that involve both circuit and field ones. The theory is based on electromagnetic energy flow.
{"title":"Energy transfer in circuits with radiation","authors":"I. Hantila, Mihai Vasiliu","doi":"10.1109/ECCSC.2008.4611642","DOIUrl":"https://doi.org/10.1109/ECCSC.2008.4611642","url":null,"abstract":"The aim of the paper is to develop a basic field-circuit approach to electromagnetic boundary field problems (BVPs). Compared with existing circuit approaches we contribute with a model allowing radiation to be taken into consideration. Radiative and conductive transfer of energy are reflected in boundary conditions (BCs) that involve both circuit and field ones. The theory is based on electromagnetic energy flow.","PeriodicalId":249205,"journal":{"name":"2008 4th European Conference on Circuits and Systems for Communications","volume":"10 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132933029","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：