Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496087
D. Dance
Increasing cost of test is a major semiconductor industry issue. This report discusses the total life-cycle cost for a set of test equipment required to test one product or test equipment cost of ownership (COO). This is one of many cost control methods used by the semiconductor industry. Modeling test equipment cost of ownership provides an important tool for identifying, measuring, and responding to the challenges of increasing test cost
{"title":"Modeling test cost of ownership","authors":"D. Dance","doi":"10.1109/ICEDTM.1994.496087","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496087","url":null,"abstract":"Increasing cost of test is a major semiconductor industry issue.\u0000This report discusses the total life-cycle cost for a set of test\u0000equipment required to test one product or test equipment cost of\u0000ownership (COO). This is one of many cost control methods used by the\u0000semiconductor industry. Modeling test equipment cost of ownership\u0000provides an important tool for identifying, measuring, and responding to\u0000the challenges of increasing test cost","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"9 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"126981599","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496103
I. H. Unwala, H. Cragon
Performance evaluation of processor pipelines is required to scrutinize new and existing designs. General techniques of performance evaluation, simulation and analytical, have their strengths and weaknesses. Simulation is recommended for accurate results during final testing, while analytical is recommended for fast response time in early testing. This paper presents an analytical technique for determining processor pipeline performance that can reduce time and cost in the early design cycle when rapid response to “what if?” questions is most beneficial to the designer. The analytic model starts with a processor pipeline modeled as a finite state machine (FSM) that can be mapped on to a discrete-time Markov chain. The pipeline state model is described in detail. Large instruction traces are analyzed to extract the state transition probabilities for the Markov chain. Utilizing the properties of the Markov chain, the steady state probabilities can then be determined. The steady state probabilities are use to determine such measures as clocks per instruction, stage utilization, blocking and efficiency of the pipeline. Delays due to cache misses, true dependencies and branching can also be incorporated in the solution. An implementation of the Markov chain based dynamic instruction trace analyzer for MIPS R2000/R3000 is described and its results are presented
{"title":"Design evaluation of pipelined processors using finite state machine analysis with Markov chains","authors":"I. H. Unwala, H. Cragon","doi":"10.1109/ICEDTM.1994.496103","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496103","url":null,"abstract":"Performance evaluation of processor pipelines is required to\u0000scrutinize new and existing designs. General techniques of performance\u0000evaluation, simulation and analytical, have their strengths and\u0000weaknesses. Simulation is recommended for accurate results during final\u0000testing, while analytical is recommended for fast response time in early\u0000testing. This paper presents an analytical technique for determining\u0000processor pipeline performance that can reduce time and cost in the\u0000early design cycle when rapid response to “what if?”\u0000questions is most beneficial to the designer. The analytic model starts\u0000with a processor pipeline modeled as a finite state machine (FSM) that\u0000can be mapped on to a discrete-time Markov chain. The pipeline state\u0000model is described in detail. Large instruction traces are analyzed to\u0000extract the state transition probabilities for the Markov chain.\u0000Utilizing the properties of the Markov chain, the steady state\u0000probabilities can then be determined. The steady state probabilities are\u0000use to determine such measures as clocks per instruction, stage\u0000utilization, blocking and efficiency of the pipeline. Delays due to\u0000cache misses, true dependencies and branching can also be incorporated\u0000in the solution. An implementation of the Markov chain based dynamic\u0000instruction trace analyzer for MIPS R2000/R3000 is described and its\u0000results are presented","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114938177","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496093
M. Evans, W. Marnane
The testability of a design can be assessed subjectively using estimates and a scoring system. Objective assessment requires a Test Vector Generation (TVG) effort as well as Design for Test (DFT) hardware changes. However assessing the testability of different systolic arrays which implement the same algorithm can contain a large TVG cost. We develop an integrated design and test methodology for systolic arrays, which generates a set of test vectors early in the design cycle, thus eliminating the TVG cost from the design evaluation. Hence testability can be considered alongside traditional design considerations such as performance
设计的可测试性可以通过评估和评分系统进行主观评估。客观评估需要TestVector Generation (TVG)工作以及Design for Test (DFT)硬件更改。然而，评估实现相同算法的不同收缩阵列的可测试性可能包含很大的TVG成本。我们为收缩阵列开发了一种集成的设计和测试方法，该方法在设计周期的早期生成一组测试向量，从而从设计评估中消除了TVG成本。因此，可测试性可以与传统的设计考虑(如性能)一起考虑
{"title":"Synthesizing testable systolic arrays","authors":"M. Evans, W. Marnane","doi":"10.1109/ICEDTM.1994.496093","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496093","url":null,"abstract":"The testability of a design can be assessed subjectively using\u0000estimates and a scoring system. Objective assessment requires a Test\u0000Vector Generation (TVG) effort as well as Design for Test (DFT) hardware\u0000changes. However assessing the testability of different systolic arrays\u0000which implement the same algorithm can contain a large TVG cost. We\u0000develop an integrated design and test methodology for systolic arrays,\u0000which generates a set of test vectors early in the design cycle, thus\u0000eliminating the TVG cost from the design evaluation. Hence testability\u0000can be considered alongside traditional design considerations such as\u0000performance","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115548005","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496095
A. Tyagi, M. Bayoumi
Yield enhancement is a quintessential objective of the semiconductor industry. With diminishing feature size and increasing chip area, the amount of “functional” silicon on a chip is too expensive to discard in the event of short- and open-circuit faults. Designing chips with high tolerance against faults, therefore, holds great promise for profitable manufacturing in the semiconductor industry. In this paper, we present an algorithm for integrated circuit yield enhancement in the routing phase of layout synthesis. The focus is on detailed routing. The proposed algorithm reduces layout critical area for short circuits due to two-dimensional spot defects. Critical area reduction is achieved in both horizontal and vertical layers without any penalties on net length or channel density. Results show yield improvement of 15-25% from the application of the proposed algorithms
{"title":"ULSI design-for-manufacturability: a yield enhancement approach","authors":"A. Tyagi, M. Bayoumi","doi":"10.1109/ICEDTM.1994.496095","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496095","url":null,"abstract":"Yield enhancement is a quintessential objective of the\u0000semiconductor industry. With diminishing feature size and increasing\u0000chip area, the amount of “functional” silicon on a chip is\u0000too expensive to discard in the event of short- and open-circuit faults.\u0000Designing chips with high tolerance against faults, therefore, holds\u0000great promise for profitable manufacturing in the semiconductor\u0000industry. In this paper, we present an algorithm for integrated circuit\u0000yield enhancement in the routing phase of layout synthesis. The focus is\u0000on detailed routing. The proposed algorithm reduces layout critical area\u0000for short circuits due to two-dimensional spot defects. Critical area\u0000reduction is achieved in both horizontal and vertical layers without any\u0000penalties on net length or channel density. Results show yield\u0000improvement of 15-25% from the application of the proposed algorithms","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"38 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115887219","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496097
M. Fares, B. Kaminska
This paper describes an approach for selecting cost effective test strategies for multi-chip systems. The approach explores the test space that resultsfrom design options,’ component choice, and alternative test methodr. Module-level test solutions are evaluated according to their impact on system cost and quality. The approach enhances test resources sharing between adjacent modules by determining the proper amount of DFTJBIST to include in every module. The large space of alternative solutions is reduced progressively to narrow the final optimization in a limited number of potential test strategies. The results for a sample MCM are presented.
{"title":"Test strategy selection for multi-chip systems","authors":"M. Fares, B. Kaminska","doi":"10.1109/ICEDTM.1994.496097","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496097","url":null,"abstract":"This paper describes an approach for selecting cost effective test strategies for multi-chip systems. The approach explores the test space that resultsfrom design options,’ component choice, and alternative test methodr. Module-level test solutions are evaluated according to their impact on system cost and quality. The approach enhances test resources sharing between adjacent modules by determining the proper amount of DFTJBIST to include in every module. The large space of alternative solutions is reduced progressively to narrow the final optimization in a limited number of potential test strategies. The results for a sample MCM are presented.","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"88 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117099437","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496100
R. V. Cherabuddi, L. Chiou, M. Bayoumi
We present a simultaneous partitioning, scheduling and allocation technique for the synthesis of multi-chip module architectures. It is based on the Stochastic Evolution heuristic, which is an effective heuristic for solving several combinatorial optimization problems. Before the actual partitioning is performed, Supernodes are created based on the scheduling/allocation constraints which in turn reduces the search space for the partitioner. We formulate the partitioning problem as an extension to the Network-Bisectioning problem for which the Stochastic Evolution heuristic has been shown to provide better results than the Simulated Annealing technique. Scheduling/Allocation and Pin Sharing are also performed simultaneously with partitioning to estimate the area and pincount requirements for each of the partitions. Efficient partitions are obtained for some of the digital signal processing applications in reasonable CPU time.
{"title":"Simultaneous partitioning, scheduling and allocation for synthesis of multi-chip module architectures","authors":"R. V. Cherabuddi, L. Chiou, M. Bayoumi","doi":"10.1109/ICEDTM.1994.496100","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496100","url":null,"abstract":"We present a simultaneous partitioning, scheduling and allocation technique for the synthesis of multi-chip module architectures. It is based on the Stochastic Evolution heuristic, which is an effective heuristic for solving several combinatorial optimization problems. Before the actual partitioning is performed, Supernodes are created based on the scheduling/allocation constraints which in turn reduces the search space for the partitioner. We formulate the partitioning problem as an extension to the Network-Bisectioning problem for which the Stochastic Evolution heuristic has been shown to provide better results than the Simulated Annealing technique. Scheduling/Allocation and Pin Sharing are also performed simultaneously with partitioning to estimate the area and pincount requirements for each of the partitions. Efficient partitions are obtained for some of the digital signal processing applications in reasonable CPU time.","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"60 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115640148","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496085
B. Courtois
This paper deals with trends in different facets of microelectronics today. On fabrication it is noticed that costs of manufacturing are an issue and that besides ULSI, packaging techniques like 3D or MCMs will probably become more and more used. On the design aspects, different trends are noted like the move from 5 V to 3 V as power supply, the importance of analog and mixed-signal circuits, the growth of BiCMOS and GaAs circuits use, FPGAs, etc... CAD is also addressed to stress that productivity and innovation are the issues to be stressed. One way to increase productivity is to move to higher levels of synthesis than logic, i.e., to make use of emerging architectural synthesis tools. Lastly, European perspectives are addressed, in terms of infrastructures, industrial developments, etc
{"title":"Some trends in CAD, test and fabrication of circuits and systems","authors":"B. Courtois","doi":"10.1109/ICEDTM.1994.496085","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496085","url":null,"abstract":"This paper deals with trends in different facets of\u0000microelectronics today. On fabrication it is noticed that costs of\u0000manufacturing are an issue and that besides ULSI, packaging techniques\u0000like 3D or MCMs will probably become more and more used. On the design\u0000aspects, different trends are noted like the move from 5 V to 3 V as\u0000power supply, the importance of analog and mixed-signal circuits, the\u0000growth of BiCMOS and GaAs circuits use, FPGAs, etc... CAD is also\u0000addressed to stress that productivity and innovation are the issues to\u0000be stressed. One way to increase productivity is to move to higher\u0000levels of synthesis than logic, i.e., to make use of emerging\u0000architectural synthesis tools. Lastly, European perspectives are\u0000addressed, in terms of infrastructures, industrial developments, etc","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134155802","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1994-05-16DOI: 10.1109/ICEDTM.1994.496098
C. Murphy, M. Abadir, P. Sandborn
The cost and quality of a multichip assembly is highly dependent upon the cost and quality of the incoming die. In the case of a bare die assembly, it is often highly desirable to use either Known Good Die (KGD) or die that have been burned-in and tested to the same level of quality and reliability as their packaged die equivalents. However, performing full bare die burn-in and test may not always be cost effective. This paper examines the question of whether it is always necessary to use KGD to produce a cost-effective multichip module (MCM) of acceptable quality. A process-flow based cost model is used to compare the cost and quality of MCMs assembled with KGD to MCMs assembled with die that have received wafer-level test only. In addition to test effectiveness at the wafer, die, and module level, factors that are considered include die complexity (size and I/O), number of die per MCM, the cost of producing the KGD, and rework costs and effectiveness. The cost model captures inputs from wafer fabrication through MCM assembly and rework. Monte Carlo simulation is used to account for uncertainty in the input data. The resulting sensitivity analyses give final MCM cost and quality as a function of the various factors for both KGD and die that have received wafer-level test only
{"title":"Economic analysis of test and known good die for multichip assemblies","authors":"C. Murphy, M. Abadir, P. Sandborn","doi":"10.1109/ICEDTM.1994.496098","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496098","url":null,"abstract":"The cost and quality of a multichip assembly is highly dependent\u0000upon the cost and quality of the incoming die. In the case of a bare die\u0000assembly, it is often highly desirable to use either Known Good Die\u0000(KGD) or die that have been burned-in and tested to the same level of\u0000quality and reliability as their packaged die equivalents. However,\u0000performing full bare die burn-in and test may not always be cost\u0000effective. This paper examines the question of whether it is always\u0000necessary to use KGD to produce a cost-effective multichip module (MCM)\u0000of acceptable quality. A process-flow based cost model is used to\u0000compare the cost and quality of MCMs assembled with KGD to MCMs\u0000assembled with die that have received wafer-level test only. In addition\u0000to test effectiveness at the wafer, die, and module level, factors that\u0000are considered include die complexity (size and I/O), number of die per\u0000MCM, the cost of producing the KGD, and rework costs and effectiveness.\u0000The cost model captures inputs from wafer fabrication through MCM\u0000assembly and rework. Monte Carlo simulation is used to account for\u0000uncertainty in the input data. The resulting sensitivity analyses give\u0000final MCM cost and quality as a function of the various factors for both\u0000KGD and die that have received wafer-level test only","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"47 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1994-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125573165","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ICEDTM.1994.496092
O. Yishay
The Motorola Modular Family (MMF) is currently composed of two major groups of products; the MC68HC16 family, based on the CPU16 core, and the MC68HC300 family, based on the CPU32 core. Each product in the MMF contains a CPU module, a system integration module, which controls internal to external bus cycles, and one or more of the other modules available in this family. A new system integration module has been designed to utilize reduced pin count packages for decreased cost. A multiplexed test mode allows microcontroller's internal signals to be driven or to be tested even when the pin, previously used to carry the data, is not implemented. This test mode allows the minimum pin set to provide the same controllability and observability as was present during the original test pattern development, and thus provides the same fault coverage. The internal bus protocol must be met, and internal timing must be identical to the one used before. The cost to develop the high fault grade test patterns was very high, and the time to write the patterns was very long-up to several years
{"title":"Function multiplexing minimizes pin count requirements","authors":"O. Yishay","doi":"10.1109/ICEDTM.1994.496092","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496092","url":null,"abstract":"The Motorola Modular Family (MMF) is currently composed of two\u0000major groups of products; the MC68HC16 family, based on the CPU16 core,\u0000and the MC68HC300 family, based on the CPU32 core. Each product in the\u0000MMF contains a CPU module, a system integration module, which controls\u0000internal to external bus cycles, and one or more of the other modules\u0000available in this family. A new system integration module has been\u0000designed to utilize reduced pin count packages for decreased cost. A\u0000multiplexed test mode allows microcontroller's internal signals to be\u0000driven or to be tested even when the pin, previously used to carry the\u0000data, is not implemented. This test mode allows the minimum pin set to\u0000provide the same controllability and observability as was present during\u0000the original test pattern development, and thus provides the same fault\u0000coverage. The internal bus protocol must be met, and internal timing\u0000must be identical to the one used before. The cost to develop the high\u0000fault grade test patterns was very high, and the time to write the\u0000patterns was very long-up to several years","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"272 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"115964784","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 1900-01-01DOI: 10.1109/ICEDTM.1994.496105
Jiann-Liang Chen, GinKou Ma, Bau-Shuh, P. Lin
{"title":"Economic Resource Sharing in ATM Network","authors":"Jiann-Liang Chen, GinKou Ma, Bau-Shuh, P. Lin","doi":"10.1109/ICEDTM.1994.496105","DOIUrl":"https://doi.org/10.1109/ICEDTM.1994.496105","url":null,"abstract":"","PeriodicalId":319739,"journal":{"name":"Proceedings of 3rd International Workshop on the Economics of Design, Test and Manufacturing","volume":"2 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127441080","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：