首页 > 最新文献

2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)最新文献

英文 中文
Contract-based design of control protocols for safety-critical cyber-physical systems 基于契约的安全关键网络物理系统控制协议设计
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.072
P. Nuzzo, John B. Finn, Antonio Iannopollo, A. Sangiovanni-Vincentelli
We introduce a platform-based design methodology that addresses the complexity and heterogeneity of cyber-physical systems by using assume-guarantee contracts to formalize the design process and enable realization of control protocols in a hierarchical and compositional manner. Given the architecture of the physical plant to be controlled, the design is carried out as a sequence of refinement steps from an initial specification to a final implementation, including synthesis from requirements and mapping of higher-level functional and nonfunctional models into a set of candidate solutions built out of a library of components at the lower level. Initial top-level requirements are captured as contracts and expressed using linear temporal logic (LTL) and signal temporal logic (STL) formulas to enable requirement analysis and early detection of inconsistencies. Requirements are then refined into a controller architecture by combining reactive synthesis steps from LTL specifications with simulation-based design space exploration steps. We demonstrate our approach on the design of embedded controllers for aircraft electric power distribution.
我们介绍了一种基于平台的设计方法,该方法通过使用假设保证契约来形式化设计过程,并以分层和组合的方式实现控制协议,从而解决了网络物理系统的复杂性和异质性。给定要控制的物理工厂的体系结构,设计将作为从初始规范到最终实现的一系列细化步骤进行,包括从需求和将高级功能和非功能模型映射到由低级组件库构建的一组候选解决方案的综合。初始的顶层需求被捕获为契约,并使用线性时间逻辑(LTL)和信号时间逻辑(STL)公式表示,以支持需求分析和早期发现不一致性。然后,通过将来自LTL规范的反应性合成步骤与基于仿真的设计空间探索步骤相结合,将需求细化为控制器体系结构。我们展示了我们的方法在飞机电力分配嵌入式控制器的设计。
{"title":"Contract-based design of control protocols for safety-critical cyber-physical systems","authors":"P. Nuzzo, John B. Finn, Antonio Iannopollo, A. Sangiovanni-Vincentelli","doi":"10.7873/DATE.2014.072","DOIUrl":"https://doi.org/10.7873/DATE.2014.072","url":null,"abstract":"We introduce a platform-based design methodology that addresses the complexity and heterogeneity of cyber-physical systems by using assume-guarantee contracts to formalize the design process and enable realization of control protocols in a hierarchical and compositional manner. Given the architecture of the physical plant to be controlled, the design is carried out as a sequence of refinement steps from an initial specification to a final implementation, including synthesis from requirements and mapping of higher-level functional and nonfunctional models into a set of candidate solutions built out of a library of components at the lower level. Initial top-level requirements are captured as contracts and expressed using linear temporal logic (LTL) and signal temporal logic (STL) formulas to enable requirement analysis and early detection of inconsistencies. Requirements are then refined into a controller architecture by combining reactive synthesis steps from LTL specifications with simulation-based design space exploration steps. We demonstrate our approach on the design of embedded controllers for aircraft electric power distribution.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"11 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"87917151","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 23
Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles 具有任意源和负载轮廓的混合储能系统中健康状态退化的最小化
Pub Date : 2014-03-24 DOI: 10.7873/DATE2014.123
Yanzhi Wang, X. Lin, Q. Xie, N. Chang, Massoud Pedram
Hybrid electrical energy storage (HEES) systems consisting of heterogeneous electrical energy storage (EES) elements are proposed to exploit the strengths of different EES elements and hide their weaknesses. The cycle life of the EES elements is one of the most important metrics. The cycle life is directly related to the state-of-health (SoH), which is defined as the ratio of full charge capacity of an aged EES element to its designed (or nominal) capacity. The SoH degradation models of battery in the previous literature can only be applied to charging/discharging cycles with the same state-of-charge (SoC) swing. To address this shortcoming, this paper derives a novel SoH degradation model of battery for charging/discharging cycles with arbitrary patterns. Based on the proposed model, this paper presents a near-optimal charge management policy focusing on extending the cycle life of battery elements in the HEES systems while simultaneously improving the overall cycle efficiency.
提出了由异构电能存储单元组成的混合电能存储系统,利用不同电能存储单元的优点,隐藏其缺点。EES元件的循环寿命是最重要的指标之一。循环寿命与健康状态(SoH)直接相关,健康状态(SoH)被定义为老化EES元件充满电容量与其设计(或标称)容量的比率。以往文献中的电池SoH降解模型只能适用于具有相同充电状态(SoC)摆动的充放电循环。针对这一缺陷,本文提出了一种基于任意模式充放电循环的新型电池SoH降解模型。在此基础上,提出了一种近乎最优的充电管理策略,以延长HEES系统中电池元件的循环寿命,同时提高整体循环效率。
{"title":"Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles","authors":"Yanzhi Wang, X. Lin, Q. Xie, N. Chang, Massoud Pedram","doi":"10.7873/DATE2014.123","DOIUrl":"https://doi.org/10.7873/DATE2014.123","url":null,"abstract":"Hybrid electrical energy storage (HEES) systems consisting of heterogeneous electrical energy storage (EES) elements are proposed to exploit the strengths of different EES elements and hide their weaknesses. The cycle life of the EES elements is one of the most important metrics. The cycle life is directly related to the state-of-health (SoH), which is defined as the ratio of full charge capacity of an aged EES element to its designed (or nominal) capacity. The SoH degradation models of battery in the previous literature can only be applied to charging/discharging cycles with the same state-of-charge (SoC) swing. To address this shortcoming, this paper derives a novel SoH degradation model of battery for charging/discharging cycles with arbitrary patterns. Based on the proposed model, this paper presents a near-optimal charge management policy focusing on extending the cycle life of battery elements in the HEES systems while simultaneously improving the overall cycle efficiency.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"11 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88461579","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 30
Model-based protocol log generation for testing a telecommunication test harness using CLP 用于使用CLP测试电信测试工具的基于模型的协议日志生成
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.203
K. Balck, Olga Grinchtein, J. Pearson
Within telecommunications development it is vital to have frameworks and systems to replay complicated scenarios on equipment under test, often there are not enough available scenarios. In this paper we study the problem of testing a test harness, which replays scenarios and analyses protocol logs for the Public Warning System service, which is a part of the Long Term Evolution (LTE) 4G standard. Protocol logs are sequences of messages with timestamps; and are generated by different mobile network entities. In our case study we focus on user equipment protocol logs. In order to test the test harness we require that logs have both incorrect and correct behaviour. It is easy to collect logs from real system runs, but these logs do not show much variation in the behaviour of system under test. We present an approach where we use constraint logic programming (CLP) for both modelling and test generation, where each test case is a protocol log. In this case study, we uncovered previously unknown faults in the test harness.
在电信开发中,有框架和系统在测试设备上重播复杂的场景是至关重要的,通常没有足够的可用场景。本文研究了公共预警系统服务的场景回放和协议日志分析测试工具的测试问题,该测试工具是长期演进(LTE) 4G标准的一部分。协议日志是带有时间戳的消息序列;由不同的移动网络实体产生。在我们的案例研究中,我们主要关注用户设备协议日志。为了测试测试工具,我们需要日志同时具有不正确和正确的行为。从实际的系统运行中收集日志很容易,但是这些日志并不能显示被测系统的行为变化。我们提出了一种方法,其中我们使用约束逻辑编程(CLP)进行建模和测试生成,其中每个测试用例都是一个协议日志。在这个案例研究中,我们发现了测试工具中以前未知的错误。
{"title":"Model-based protocol log generation for testing a telecommunication test harness using CLP","authors":"K. Balck, Olga Grinchtein, J. Pearson","doi":"10.7873/DATE.2014.203","DOIUrl":"https://doi.org/10.7873/DATE.2014.203","url":null,"abstract":"Within telecommunications development it is vital to have frameworks and systems to replay complicated scenarios on equipment under test, often there are not enough available scenarios. In this paper we study the problem of testing a test harness, which replays scenarios and analyses protocol logs for the Public Warning System service, which is a part of the Long Term Evolution (LTE) 4G standard. Protocol logs are sequences of messages with timestamps; and are generated by different mobile network entities. In our case study we focus on user equipment protocol logs. In order to test the test harness we require that logs have both incorrect and correct behaviour. It is easy to collect logs from real system runs, but these logs do not show much variation in the behaviour of system under test. We present an approach where we use constraint logic programming (CLP) for both modelling and test generation, where each test case is a protocol log. In this case study, we uncovered previously unknown faults in the test harness.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"5 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"88270264","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 8
COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors COOLIP:用于分布式热节流处理器的简单而有效的作业分配
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.293
Pratyush Kumar, Hoeseok Yang, Iuliana Bacivarov, L. Thiele
Thermal constraints limit the time for which a processor can run at high frequency. Such thermal-throttling complicates the computation of response times of jobs. For multiple processors, a key decision is where to allocate the next job. For distributed thermally-throttled procesosrs, we present COOLIP with a simple allocation policy: a job is allocated to the earliest available processor, and if there are several available simultaneously, to the coolest one. For Poisson distribution of inter-arrival times and Gaussian distribution of execution demand of jobs, COOLIP matches the 95-percentile response time of Earliest Finish-Time (EFT) policy which minimizes response time with full knowledge of execution demand of unfinished jobs and thermal models of processors. We argue that COOLIP performs well because it directs the processors into states such that a defined sufficient condition of optimality holds.
热约束限制了处理器在高频率下运行的时间。这种热节流使作业响应时间的计算变得复杂。对于多处理器,一个关键的决策是在哪里分配下一个作业。对于分布式热节流处理器,我们为COOLIP提供了一个简单的分配策略:将作业分配给最早可用的处理器,如果同时有几个可用的处理器,则分配给最冷的处理器。对于到达时间的泊松分布和作业的执行需求的高斯分布,COOLIP匹配最早完成时间(EFT)策略的95百分位响应时间,该策略在充分了解未完成作业的执行需求和处理器的热模型的情况下最小化响应时间。我们认为COOLIP表现良好,因为它将处理器引导到这样一个定义的最优性的充分条件下。
{"title":"COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors","authors":"Pratyush Kumar, Hoeseok Yang, Iuliana Bacivarov, L. Thiele","doi":"10.7873/DATE.2014.293","DOIUrl":"https://doi.org/10.7873/DATE.2014.293","url":null,"abstract":"Thermal constraints limit the time for which a processor can run at high frequency. Such thermal-throttling complicates the computation of response times of jobs. For multiple processors, a key decision is where to allocate the next job. For distributed thermally-throttled procesosrs, we present COOLIP with a simple allocation policy: a job is allocated to the earliest available processor, and if there are several available simultaneously, to the coolest one. For Poisson distribution of inter-arrival times and Gaussian distribution of execution demand of jobs, COOLIP matches the 95-percentile response time of Earliest Finish-Time (EFT) policy which minimizes response time with full knowledge of execution demand of unfinished jobs and thermal models of processors. We argue that COOLIP performs well because it directs the processors into states such that a defined sufficient condition of optimality holds.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"17 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86851973","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
The schedulability region of two-level mixed-criticality systems based on EDF-VD 基于EDF-VD的两级混合临界系统的可调度区域
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.269
D. Müller, Alejandro Masrur
The algorithm Earliest Deadline First with Virtual Deadlines (EDF-VD) was recently proposed to schedule mixed-criticality task sets consisting of high-criticality (HI) and low-criticality (LO) tasks. EDF-VD distinguishes between HI and LO mode. In HI mode, the HI tasks may require executing for longer than in LO mode. As a result, in LO mode, EDF-VD assigns virtual deadlines to HI tasks (i.e., it uniformly downscales deadlines of HI tasks) to account for an increase of workload in HI mode. Different schedulability conditions have been proposed in the literature; however, the schedulability region to fully characterize EDF-VD has not been investigated so far. In this paper, we review EDF-VD's schedulability criteria and determine its schedulability region to better understand and design mixed-criticality systems. Based on this result, we show that EDF-VD has a schedulability region being around 85% larger than that of the Worst-Case Reservations (WCR) approach.
针对由高临界任务(HI)和低临界任务(LO)组成的混合临界任务集调度问题,提出了基于虚拟截止日期的最早截止日期优先调度算法(EDF-VD)。EDF-VD区分HI和LO模式。在HI模式下,HI任务需要执行的时间可能比LO模式下长。因此,在LO模式下,EDF-VD为HI任务分配虚拟截止日期(即,它统一降低HI任务的截止日期),以应对HI模式下工作负载的增加。文献中提出了不同的可调度性条件;然而,目前尚未对EDF-VD的可调度区域进行研究。在本文中,我们回顾了EDF-VD的可调度性准则,并确定了其可调度性区域,以便更好地理解和设计混合临界系统。基于这一结果,我们发现EDF-VD方法的可调度区域比最坏情况保留(WCR)方法的可调度区域大85%左右。
{"title":"The schedulability region of two-level mixed-criticality systems based on EDF-VD","authors":"D. Müller, Alejandro Masrur","doi":"10.7873/DATE.2014.269","DOIUrl":"https://doi.org/10.7873/DATE.2014.269","url":null,"abstract":"The algorithm Earliest Deadline First with Virtual Deadlines (EDF-VD) was recently proposed to schedule mixed-criticality task sets consisting of high-criticality (HI) and low-criticality (LO) tasks. EDF-VD distinguishes between HI and LO mode. In HI mode, the HI tasks may require executing for longer than in LO mode. As a result, in LO mode, EDF-VD assigns virtual deadlines to HI tasks (i.e., it uniformly downscales deadlines of HI tasks) to account for an increase of workload in HI mode. Different schedulability conditions have been proposed in the literature; however, the schedulability region to fully characterize EDF-VD has not been investigated so far. In this paper, we review EDF-VD's schedulability criteria and determine its schedulability region to better understand and design mixed-criticality systems. Based on this result, we show that EDF-VD has a schedulability region being around 85% larger than that of the Worst-Case Reservations (WCR) approach.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"30 1","pages":"1-6"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"85641707","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 10
Context aware power management for motion-sensing body area network nodes 上下文感知电源管理的体感区域网络节点
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.183
Filippo Casamassima, Elisabetta Farella, L. Benini
Body Area Networks (BANs) are widely used mainly for healthcare and fitness purposes. In both cases, the lifetime of sensor nodes included in the BAN is a key aspect that may affect the functionality of the whole system. Typical approaches to power management are based on a trade-off between the data rate and the monitoring time. Our work introduces a power management layer capable to opportunistically use data sampled by sensors to detect contextual information such as user activity and adapt the node operating point accordingly. The use of this layer has been demonstrated on a commercial sensor node, increasing its battery lifetime up to a factor of 5.
身体区域网络(ban)主要广泛用于医疗保健和健身目的。在这两种情况下,BAN中包含的传感器节点的寿命是可能影响整个系统功能的关键方面。典型的电源管理方法是基于数据速率和监控时间之间的权衡。我们的工作引入了一个电源管理层,该层能够利用传感器采样的数据来检测上下文信息,如用户活动,并相应地调整节点操作点。这一层的使用已经在一个商用传感器节点上进行了演示,将其电池寿命提高了5倍。
{"title":"Context aware power management for motion-sensing body area network nodes","authors":"Filippo Casamassima, Elisabetta Farella, L. Benini","doi":"10.7873/DATE.2014.183","DOIUrl":"https://doi.org/10.7873/DATE.2014.183","url":null,"abstract":"Body Area Networks (BANs) are widely used mainly for healthcare and fitness purposes. In both cases, the lifetime of sensor nodes included in the BAN is a key aspect that may affect the functionality of the whole system. Typical approaches to power management are based on a trade-off between the data rate and the monitoring time. Our work introduces a power management layer capable to opportunistically use data sampled by sensors to detect contextual information such as user activity and adapt the node operating point accordingly. The use of this layer has been demonstrated on a commercial sensor node, increasing its battery lifetime up to a factor of 5.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"2012 1","pages":"1-6"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"86362865","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 19
EDT: A specification notation for reactive systems EDT:反应系统的规范符号
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.228
R. Venkatesh, U. Shrotri, G. M. Krishna, Supriya Agrawal
Requirements of reactive systems express the relationship between sensors and actuators and are usually described in a natural language and a mix of state-based and stream-based paradigms. Translating these into a formal language is an important pre-requisite to automate the verification of requirements. The analysis effort required for the translation is a prime hurdle to formalization gaining acceptance among software engineers and testers. We present Expressive Decision Tables (EDT), a novel formal notation designed to reduce the translation efforts from both state-based and stream-based informal requirements. We have also built a tool, EDTTool, to generate test data and expected output from EDT specifications. In a case study consisting of more than 200 informal requirements of a real-life automotive application, translation of the informal requirements into EDT needed 43% lesser time than their translation into Statecharts. Further, we tested the Statecharts using test data generated by EDTTool from the corresponding EDT specifications. This testing detected one bug in a mature feature and exposed several missing requirements in another. The paper presents the EDT notation, comparison to other similar notations and the details of the case study.
反应系统的需求表达了传感器和执行器之间的关系,通常用自然语言和基于状态和基于流的范例的混合来描述。将这些转换成正式语言是自动化需求验证的重要先决条件。翻译所需的分析工作是获得软件工程师和测试人员认可的形式化的主要障碍。我们提出了表达决策表(Expressive Decision Tables, EDT),这是一种新颖的形式化符号,旨在减少基于状态和基于流的非正式需求的翻译工作。我们还构建了一个工具EDTTool,用于从EDT规范生成测试数据和预期输出。在一个包含200多个实际汽车应用程序的非正式需求的案例研究中,将非正式需求转换为EDT所需的时间比转换为Statecharts所需的时间少43%。此外,我们使用EDTTool根据相应的EDT规范生成的测试数据测试Statecharts。该测试检测到一个成熟特性中的一个错误,并暴露了另一个特性中缺少的几个需求。本文介绍了EDT符号,与其他类似符号的比较和案例研究的细节。
{"title":"EDT: A specification notation for reactive systems","authors":"R. Venkatesh, U. Shrotri, G. M. Krishna, Supriya Agrawal","doi":"10.7873/DATE.2014.228","DOIUrl":"https://doi.org/10.7873/DATE.2014.228","url":null,"abstract":"Requirements of reactive systems express the relationship between sensors and actuators and are usually described in a natural language and a mix of state-based and stream-based paradigms. Translating these into a formal language is an important pre-requisite to automate the verification of requirements. The analysis effort required for the translation is a prime hurdle to formalization gaining acceptance among software engineers and testers. We present Expressive Decision Tables (EDT), a novel formal notation designed to reduce the translation efforts from both state-based and stream-based informal requirements. We have also built a tool, EDTTool, to generate test data and expected output from EDT specifications. In a case study consisting of more than 200 informal requirements of a real-life automotive application, translation of the informal requirements into EDT needed 43% lesser time than their translation into Statecharts. Further, we tested the Statecharts using test data generated by EDTTool from the corresponding EDT specifications. This testing detected one bug in a mature feature and exposed several missing requirements in another. The paper presents the EDT notation, comparison to other similar notations and the details of the case study.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"153 9 1","pages":"1-6"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"83135160","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Video analytics using beyond CMOS devices 视频分析使用超越CMOS器件
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.357
N. Vijaykrishnan, S. Datta, G. Cauwenberghs, D. Chiarulli, S. Levitan, H. P. Wong
The human vision system understands and interprets complex scenes for a variety of visual tasks in real-time while consuming less than 20 Watts of power. The holistic design of artificial vision systems that will approach and eventually exceed the capabilities of human vision systems is a grand challenge. The design of such a system needs advances in multiple disciplines. This paper focuses on advances needed in the computational fabric and provides an overview of a new-genre of architectures inspired by advances in both the understanding of the visual cortex and the emergence of devices with new mechanisms for state computations.
人类视觉系统可以实时理解和解释各种视觉任务的复杂场景,同时消耗不到20瓦的功率。人工视觉系统的整体设计将接近并最终超过人类视觉系统的能力是一个巨大的挑战。这样一个系统的设计需要多学科的进步。本文着重于计算结构所需的进展,并概述了受视觉皮层理解的进展和具有状态计算新机制的设备的出现所启发的一种新类型的架构。
{"title":"Video analytics using beyond CMOS devices","authors":"N. Vijaykrishnan, S. Datta, G. Cauwenberghs, D. Chiarulli, S. Levitan, H. P. Wong","doi":"10.7873/DATE.2014.357","DOIUrl":"https://doi.org/10.7873/DATE.2014.357","url":null,"abstract":"The human vision system understands and interprets complex scenes for a variety of visual tasks in real-time while consuming less than 20 Watts of power. The holistic design of artificial vision systems that will approach and eventually exceed the capabilities of human vision systems is a grand challenge. The design of such a system needs advances in multiple disciplines. This paper focuses on advances needed in the computational fabric and provides an overview of a new-genre of architectures inspired by advances in both the understanding of the visual cortex and the emergence of devices with new mechanisms for state computations.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"39 1","pages":"1-5"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"79876675","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 12
Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks 针对供应链攻击的嵌入式可重构ASIC设计混淆逻辑
Pub Date : 2014-03-24 DOI: 10.7873/DATE2014.256
Bao Liu, Brandon Wang
Hardware is the foundation and the root of trust of any security system. However, in today's global IC industry, an IP provider, an IC design house, a CAD company, or a foundry may subvert a VLSI system with back doors or logic bombs. Such a supply chain adversary's capability is rooted in his knowledge on the hardware design. Successful hardware design obfuscation would severely limit a supply chain adversary's capability if not preventing all supply chain attacks. However, not all designs are obfuscatable in traditional technologies. We propose to achieve ASIC design obfuscation based on embedded reconfigurable logic which is determined by the end user and unknown to any party in the supply chain. Combined with other security techniques, embedded reconfigurable logic can provide the root of ASIC design obfuscation, data confidentiality and tamper-proofness. As a case study, we evaluate hardware-based code injection attacks and reconfiguration-based instruction set obfuscation based on an open source SPARC processor LEON2. We prevent program monitor Trojan attacks and increase the area of a minimum code injection Trojan with a 1KB ROM by 2.38% for every 1% area increase of the LEON2 processor.
硬件是任何安全系统信任的基础和根源。然而,在当今全球集成电路产业中,IP提供商、集成电路设计公司、CAD公司或代工厂都可能通过后门或逻辑炸弹颠覆VLSI系统。这样一个供应链对手的能力根植于他对硬件设计的了解。如果不能阻止所有供应链攻击,成功的硬件设计混淆将严重限制供应链对手的能力。然而,并非所有的设计在传统技术中都是可混淆的。我们建议实现基于嵌入式可重构逻辑的ASIC设计混淆,该逻辑由最终用户确定,供应链中的任何一方都不知道。与其他安全技术相结合,嵌入式可重构逻辑可以提供ASIC设计混淆,数据保密性和防篡改的根源。作为案例研究,我们评估了基于硬件的代码注入攻击和基于开源SPARC处理器LEON2的基于重新配置的指令集混淆。我们防止了程序监控木马的攻击,并且在一个1KB ROM的最小代码注入木马的面积每增加1%,就会增加2.38%。
{"title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","authors":"Bao Liu, Brandon Wang","doi":"10.7873/DATE2014.256","DOIUrl":"https://doi.org/10.7873/DATE2014.256","url":null,"abstract":"Hardware is the foundation and the root of trust of any security system. However, in today's global IC industry, an IP provider, an IC design house, a CAD company, or a foundry may subvert a VLSI system with back doors or logic bombs. Such a supply chain adversary's capability is rooted in his knowledge on the hardware design. Successful hardware design obfuscation would severely limit a supply chain adversary's capability if not preventing all supply chain attacks. However, not all designs are obfuscatable in traditional technologies. We propose to achieve ASIC design obfuscation based on embedded reconfigurable logic which is determined by the end user and unknown to any party in the supply chain. Combined with other security techniques, embedded reconfigurable logic can provide the root of ASIC design obfuscation, data confidentiality and tamper-proofness. As a case study, we evaluate hardware-based code injection attacks and reconfiguration-based instruction set obfuscation based on an open source SPARC processor LEON2. We prevent program monitor Trojan attacks and increase the area of a minimum code injection Trojan with a 1KB ROM by 2.38% for every 1% area increase of the LEON2 processor.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"39 1","pages":"1-6"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80077795","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 81
Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip 片上网络中一对多通信的线面波混合架构
Pub Date : 2014-03-24 DOI: 10.7873/DATE.2014.287
Ammar Karkar, Nizar Dahir, Ra'ed Al-Dujaily, K. Tong, T. Mak, A. Yakovlev
Network-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and has satisfied different demands in terms of high performance and economical interconnect implementation. However, merely metal based NoC pursuit offers limited scalability with the relentless technology scaling, especially in one-to-many (1-to-M) communication. To meet the scalability demand, this paper proposes a new hybrid architecture empowered by both metal interconnects and Zenneck surface wave interconnects (SWI). This architecture, in conjunction with newly proposed routing and global arbitration schemes, avoids overloading the NoC and alleviates traffic hotspots compared to the trend of handling 1-to-M traffic as unicast. This work addresses the system level challenges for intra chip multicasting. Evaluation results, based on a cycle-accurate simulation and hardware description, demonstrate the effectiveness of the proposed architecture in terms of power reduction ratio of 4 to 12X and average delay reduction of 25X or more, compared to a regular NoC. These results are achieved with negligible hardware overheads.
片上网络(NoC)是为了解决不同的片上挑战而出现的一种通信范式,在高性能和经济的互连实现方面满足了不同的需求。然而,仅仅基于金属的NoC追求在无情的技术扩展中提供了有限的可扩展性,特别是在一对多(1对m)通信中。为了满足可扩展性需求,本文提出了一种由金属互连和Zenneck表面波互连(SWI)支持的新型混合架构。这种架构与新提出的路由和全局仲裁方案相结合,避免了NoC过载,缓解了流量热点,而不是像单播那样处理1对m流量。这项工作解决了芯片内多播的系统级挑战。基于周期精确仿真和硬件描述的评估结果表明,与常规NoC相比,所提出架构的功耗降低比为4至12倍,平均延迟降低25倍或更多。实现这些结果的硬件开销可以忽略不计。
{"title":"Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip","authors":"Ammar Karkar, Nizar Dahir, Ra'ed Al-Dujaily, K. Tong, T. Mak, A. Yakovlev","doi":"10.7873/DATE.2014.287","DOIUrl":"https://doi.org/10.7873/DATE.2014.287","url":null,"abstract":"Network-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and has satisfied different demands in terms of high performance and economical interconnect implementation. However, merely metal based NoC pursuit offers limited scalability with the relentless technology scaling, especially in one-to-many (1-to-M) communication. To meet the scalability demand, this paper proposes a new hybrid architecture empowered by both metal interconnects and Zenneck surface wave interconnects (SWI). This architecture, in conjunction with newly proposed routing and global arbitration schemes, avoids overloading the NoC and alleviates traffic hotspots compared to the trend of handling 1-to-M traffic as unicast. This work addresses the system level challenges for intra chip multicasting. Evaluation results, based on a cycle-accurate simulation and hardware description, demonstrate the effectiveness of the proposed architecture in terms of power reduction ratio of 4 to 12X and average delay reduction of 25X or more, compared to a regular NoC. These results are achieved with negligible hardware overheads.","PeriodicalId":6550,"journal":{"name":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"320 1","pages":"1-4"},"PeriodicalIF":0.0,"publicationDate":"2014-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"80207155","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
期刊
2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)
全部 Acc. Chem. Res. ACS Applied Bio Materials ACS Appl. Electron. Mater. ACS Appl. Energy Mater. ACS Appl. Mater. Interfaces ACS Appl. Nano Mater. ACS Appl. Polym. Mater. ACS BIOMATER-SCI ENG ACS Catal. ACS Cent. Sci. ACS Chem. Biol. ACS Chemical Health & Safety ACS Chem. Neurosci. ACS Comb. Sci. ACS Earth Space Chem. ACS Energy Lett. ACS Infect. Dis. ACS Macro Lett. ACS Mater. Lett. ACS Med. Chem. Lett. ACS Nano ACS Omega ACS Photonics ACS Sens. ACS Sustainable Chem. Eng. ACS Synth. Biol. Anal. Chem. BIOCHEMISTRY-US Bioconjugate Chem. BIOMACROMOLECULES Chem. Res. Toxicol. Chem. Rev. Chem. Mater. CRYST GROWTH DES ENERG FUEL Environ. Sci. Technol. Environ. Sci. Technol. Lett. Eur. J. Inorg. Chem. IND ENG CHEM RES Inorg. Chem. J. Agric. Food. Chem. J. Chem. Eng. Data J. Chem. Educ. J. Chem. Inf. Model. J. Chem. Theory Comput. J. Med. Chem. J. Nat. Prod. J PROTEOME RES J. Am. Chem. Soc. LANGMUIR MACROMOLECULES Mol. Pharmaceutics Nano Lett. Org. Lett. ORG PROCESS RES DEV ORGANOMETALLICS J. Org. Chem. J. Phys. Chem. J. Phys. Chem. A J. Phys. Chem. B J. Phys. Chem. C J. Phys. Chem. Lett. Analyst Anal. Methods Biomater. Sci. Catal. Sci. Technol. Chem. Commun. Chem. Soc. Rev. CHEM EDUC RES PRACT CRYSTENGCOMM Dalton Trans. Energy Environ. Sci. ENVIRON SCI-NANO ENVIRON SCI-PROC IMP ENVIRON SCI-WAT RES Faraday Discuss. Food Funct. Green Chem. Inorg. Chem. Front. Integr. Biol. J. Anal. At. Spectrom. J. Mater. Chem. A J. Mater. Chem. B J. Mater. Chem. C Lab Chip Mater. Chem. Front. Mater. Horiz. MEDCHEMCOMM Metallomics Mol. Biosyst. Mol. Syst. Des. Eng. Nanoscale Nanoscale Horiz. Nat. Prod. Rep. New J. Chem. Org. Biomol. Chem. Org. Chem. Front. PHOTOCH PHOTOBIO SCI PCCP Polym. Chem.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1