Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218285
H. Visairo, E. Rodríguez, J. Cobos, P. Alou
This paper propose a multiphase voltage regulator module (VRM) based on the symmetrical half-bridge topology employing the single winding self-driven synchronous rectification (SWSDSR) scheme. Main advantages of the proposed VRM are the fast transient response and the simplicity in the driving of the synchronous rectifiers. Proposed VRM was evaluated on a 48 V/1.5 V, 60 A 4-phases VRM. Design considerations as well as experimental results are included in the paper.
{"title":"Multiphase voltage regulator module with self-driven synchronous rectification","authors":"H. Visairo, E. Rodríguez, J. Cobos, P. Alou","doi":"10.1109/PESC.2003.1218285","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218285","url":null,"abstract":"This paper propose a multiphase voltage regulator module (VRM) based on the symmetrical half-bridge topology employing the single winding self-driven synchronous rectification (SWSDSR) scheme. Main advantages of the proposed VRM are the fast transient response and the simplicity in the driving of the synchronous rectifiers. Proposed VRM was evaluated on a 48 V/1.5 V, 60 A 4-phases VRM. Design considerations as well as experimental results are included in the paper.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"8 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127752492","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218305
J. D. Owens, P. Chapman
A method to automatically create low order state-space models for magnetic devices is set forth. The method begins with geometrical and materials data from which the finite element analysis is used to build a high order state-space model. It is shown that this model, while accurate within the tolerance of the material properties data, contains far more state variables than are necessary to achieve such accuracy. It is shown that the full-order model can be reduced methodically without additional assumptions. The method is applicable directly to magnetically linear systems, but applies to a wide range of power electronics applications and can be a basis for future nonlinear device modeling. The method reduced an example inductor model from 882 state variables to two and is verified experimentally.
{"title":"Reduced FEA-state space modeling of stationary magnetic devices","authors":"J. D. Owens, P. Chapman","doi":"10.1109/PESC.2003.1218305","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218305","url":null,"abstract":"A method to automatically create low order state-space models for magnetic devices is set forth. The method begins with geometrical and materials data from which the finite element analysis is used to build a high order state-space model. It is shown that this model, while accurate within the tolerance of the material properties data, contains far more state variables than are necessary to achieve such accuracy. It is shown that the full-order model can be reduced methodically without additional assumptions. The method is applicable directly to magnetically linear systems, but applies to a wide range of power electronics applications and can be a basis for future nonlinear device modeling. The method reduced an example inductor model from 882 state variables to two and is verified experimentally.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131239266","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1216783
J. Aguayo, A. Claudio, L. Vela, S. Lesecq, A. Barraud
In many industrial processes reliability, safety and economy are gaining particular importance. Critical dive applications requiring the inverter and motor ask for fault diagnosis techniques in order to assure a stable operation during a time period before the system can be repaired, consequently this kind systems including normal operation and analysis fault detection becomes more and more complicated. Recently, the field of investigation is focused on electric motor faults such as the short and open circuit stator winding. This work proposes a fault detection in a single-phase induction motor by experimental and simulation results analysis obtained with a test platform. This study is focused on simplify the complex system by using the power converters switches waveforms in order to detect motor faults.
{"title":"Stator winding fault detection for an induction motor drive using actuator as sensor principle","authors":"J. Aguayo, A. Claudio, L. Vela, S. Lesecq, A. Barraud","doi":"10.1109/PESC.2003.1216783","DOIUrl":"https://doi.org/10.1109/PESC.2003.1216783","url":null,"abstract":"In many industrial processes reliability, safety and economy are gaining particular importance. Critical dive applications requiring the inverter and motor ask for fault diagnosis techniques in order to assure a stable operation during a time period before the system can be repaired, consequently this kind systems including normal operation and analysis fault detection becomes more and more complicated. Recently, the field of investigation is focused on electric motor faults such as the short and open circuit stator winding. This work proposes a fault detection in a single-phase induction motor by experimental and simulation results analysis obtained with a test platform. This study is focused on simplify the complex system by using the power converters switches waveforms in order to detect motor faults.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"3 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"131363419","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218293
M. Lafoz, I. Iglesias, S. Portillo, D. Ugena
This paper presents the experimental results of a diode-clamped three-level inverter used for driving electrical machines. Two different control techniques have been tested for this power converter: a hybrid PWM-SVM voltage control strategy and a double hysteresis-band current control strategy. After checking the good behaviour of these control strategies by simulation results, a small line current THD for a low switching frequency is achieved. Then, a three-level voltage inverter prototype has been developed and both control strategies have been tested upon it. The first one is chosen due to its simplicity, robustness and best ability to filter the current and the second one because a faster and more simple current control can be accomplished. Some simulation results which compare both strategies and some experimental results in the three-level VSI prototype are to be shown in this paper.
{"title":"Experimental results of a three-level voltage source inverter with hysteresis-band current control and hybrid PWM-SVM voltage control","authors":"M. Lafoz, I. Iglesias, S. Portillo, D. Ugena","doi":"10.1109/PESC.2003.1218293","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218293","url":null,"abstract":"This paper presents the experimental results of a diode-clamped three-level inverter used for driving electrical machines. Two different control techniques have been tested for this power converter: a hybrid PWM-SVM voltage control strategy and a double hysteresis-band current control strategy. After checking the good behaviour of these control strategies by simulation results, a small line current THD for a low switching frequency is achieved. Then, a three-level voltage inverter prototype has been developed and both control strategies have been tested upon it. The first one is chosen due to its simplicity, robustness and best ability to filter the current and the second one because a faster and more simple current control can be accomplished. Some simulation results which compare both strategies and some experimental results in the three-level VSI prototype are to be shown in this paper.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"183 4 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"124021157","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1216590
P. Tan, P. Loh, D. G. Holmes
On many electrified railway systems with single-phase 25 kV industrial frequency supply, the power quality can be particularly poor when conventional SCR-based locomotives are operating, and this constrains the amount of power that can be delivered to the locomotives. This paper presents a shunt compensation system consisting of alternatively a cascaded or a reduced topology multilevel active power filter, and a low rating damping filter. The active filter is controlled by a novel hysteresis current regulation strategy, and both mitigate low order voltage harmonic distortion along the feeder and provides RMS voltage support. The passive filter damps harmonic resonances that are typical in such 25 kV traction systems. The results show that the filter system can significantly increase traction system power transfer capacity with only a relatively small capital investment, allowing older thyristor based locomotives and increased traffic levels to be supported without necessarily requiring a complete system upgrade. Simulation and experimental results are included showing the performance of the filter for both steady state and transient conditions.
{"title":"A robust multilevel hybrid compensation system for 25 kV electrified railway applications","authors":"P. Tan, P. Loh, D. G. Holmes","doi":"10.1109/PESC.2003.1216590","DOIUrl":"https://doi.org/10.1109/PESC.2003.1216590","url":null,"abstract":"On many electrified railway systems with single-phase 25 kV industrial frequency supply, the power quality can be particularly poor when conventional SCR-based locomotives are operating, and this constrains the amount of power that can be delivered to the locomotives. This paper presents a shunt compensation system consisting of alternatively a cascaded or a reduced topology multilevel active power filter, and a low rating damping filter. The active filter is controlled by a novel hysteresis current regulation strategy, and both mitigate low order voltage harmonic distortion along the feeder and provides RMS voltage support. The passive filter damps harmonic resonances that are typical in such 25 kV traction systems. The results show that the filter system can significantly increase traction system power transfer capacity with only a relatively small capital investment, allowing older thyristor based locomotives and increased traffic levels to be supported without necessarily requiring a complete system upgrade. Simulation and experimental results are included showing the performance of the filter for both steady state and transient conditions.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"102 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116981657","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218162
T. Tanaka, T. Mizoshiri, E. Suekawa, I. Umesaki, Y. Kawaguchi, J. Donlon
A high voltage intelligent power module (HVIPM) rated at 600 A, 6.5 kV has been developed using an optimized punch through IGBT chip, coordinated free-wheel diode, high quality manufacturing processes, and high performance gate control technology.
{"title":"Development of a high voltage intelligent power module (HVIPM)","authors":"T. Tanaka, T. Mizoshiri, E. Suekawa, I. Umesaki, Y. Kawaguchi, J. Donlon","doi":"10.1109/PESC.2003.1218162","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218162","url":null,"abstract":"A high voltage intelligent power module (HVIPM) rated at 600 A, 6.5 kV has been developed using an optimized punch through IGBT chip, coordinated free-wheel diode, high quality manufacturing processes, and high performance gate control technology.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"52 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116778800","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218108
S. Berto, S. Bolognani, M. Ceschia, A. Paccagnella, M. Zigliotto
This paper presents the implementation on a field programmable gate array (FPGA) of a space vector modulator (SVM) for a voltage inverter, as an approach to the design of reusable and reconfigurable control software for electric drives. In electric drives control, a traditional "main-program-and-subroutine" architecture involves several software issues that must be re-considered at any hardware platform change. The paper describes the first step of a process whose target is the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive. Due to FPGA structure, the portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Experimental results, carried on a three-phase voltage inverter, are used to highlight potentials and pitfalls of the proposed approach.
{"title":"FPGA-based random PWM with real-time dead time compensation","authors":"S. Berto, S. Bolognani, M. Ceschia, A. Paccagnella, M. Zigliotto","doi":"10.1109/PESC.2003.1218108","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218108","url":null,"abstract":"This paper presents the implementation on a field programmable gate array (FPGA) of a space vector modulator (SVM) for a voltage inverter, as an approach to the design of reusable and reconfigurable control software for electric drives. In electric drives control, a traditional \"main-program-and-subroutine\" architecture involves several software issues that must be re-considered at any hardware platform change. The paper describes the first step of a process whose target is the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive. Due to FPGA structure, the portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Experimental results, carried on a three-phase voltage inverter, are used to highlight potentials and pitfalls of the proposed approach.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"12 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"117342973","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218311
D. Vasić, F. Costa, E. Sarraute
This paper is situated in the continuity of our works focused on the use of piezoelectric transformer (PT) in MOSFET/IGBT gate drives. In this paper, a new design method for a gate drive PT is presented. We have previously demonstrated that this kind of transformer can be successfully used in insulated MOSFETs/IGBT's gate drive circuits. An optimized multi-layered PT working in the second thickness mode has been studied for transmitting signal and energy in a gate drive circuit. Based on an analytical Mason model, the design method gives the minimal size of the multi-layer PT. Thickness of the PT is given by its mechanical resonance frequency and by maximum electrical field in the material. This method takes into account mechanical losses and heating of the piezoelectric material. Area of the PT is calculated considering the required secondary power P/sub 2/ and heating of the material. This analytical design method can be extended to predict the characteristics of the PT: gain, transmitted power, efficiency and heating of piezoelectric materials according to load resistance. A prototype of a PT based on this design process was fabricated and tested experimentally. Piezoelectric material used for primary and secondary layers is lead titanate, PbTiO/sub 3/, polarized along the thickness. Insulation between the primary and the secondary is achieved by a 300 /spl mu/m thickness layer of alumina, Al/sub 2/O/sub 3/. All calculated characteristics have been confirmed by measurements.
{"title":"A new method to design piezoelectric transformer used in MOSFET and IGBT gate drive circuits","authors":"D. Vasić, F. Costa, E. Sarraute","doi":"10.1109/PESC.2003.1218311","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218311","url":null,"abstract":"This paper is situated in the continuity of our works focused on the use of piezoelectric transformer (PT) in MOSFET/IGBT gate drives. In this paper, a new design method for a gate drive PT is presented. We have previously demonstrated that this kind of transformer can be successfully used in insulated MOSFETs/IGBT's gate drive circuits. An optimized multi-layered PT working in the second thickness mode has been studied for transmitting signal and energy in a gate drive circuit. Based on an analytical Mason model, the design method gives the minimal size of the multi-layer PT. Thickness of the PT is given by its mechanical resonance frequency and by maximum electrical field in the material. This method takes into account mechanical losses and heating of the piezoelectric material. Area of the PT is calculated considering the required secondary power P/sub 2/ and heating of the material. This analytical design method can be extended to predict the characteristics of the PT: gain, transmitted power, efficiency and heating of piezoelectric materials according to load resistance. A prototype of a PT based on this design process was fabricated and tested experimentally. Piezoelectric material used for primary and secondary layers is lead titanate, PbTiO/sub 3/, polarized along the thickness. Insulation between the primary and the secondary is achieved by a 300 /spl mu/m thickness layer of alumina, Al/sub 2/O/sub 3/. All calculated characteristics have been confirmed by measurements.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"34 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114307282","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1218118
C. Klumpner, F. Blaabjerg, P. Thogersen
This paper analyses possible converter topologies suitable for the next generation of integrated motor drives and analyzes them in respect to their performance, hardware requirements (both semiconductors and passive devices) and efficiency, which determines the cooling requirements. Because in all the converter topologies an IGBT bridge inversion stage is used, similar performance is expected on the motor side and only analysis of the input side is carried out. These topologies are evaluated for a 4 kW power level and two topologies are proposed, one for low-cost and another for high-performance.
{"title":"Converter topologies with low passive components usage for the next generation of integrated motor drives","authors":"C. Klumpner, F. Blaabjerg, P. Thogersen","doi":"10.1109/PESC.2003.1218118","DOIUrl":"https://doi.org/10.1109/PESC.2003.1218118","url":null,"abstract":"This paper analyses possible converter topologies suitable for the next generation of integrated motor drives and analyzes them in respect to their performance, hardware requirements (both semiconductors and passive devices) and efficiency, which determines the cooling requirements. Because in all the converter topologies an IGBT bridge inversion stage is used, similar performance is expected on the motor side and only analysis of the input side is carried out. These topologies are evaluated for a 4 kW power level and two topologies are proposed, one for low-cost and another for high-performance.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"24 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116147743","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
Pub Date : 2003-06-15DOI: 10.1109/PESC.2003.1216798
Y. Xing, Lipei Huang, Yangguang Yan
A distributed control for redundant parallel inverters, based on current regulation, with instantaneous current sharing is proposed. The voltage and current references are the only two shared bus signals among the modules, which generated from all the individual inverters in parallel operation. It is proved mathematically that the parallel system, without extra current deviation control loop, operates with the equivalent transfer function (therefore the same control property) of the individuals and presents load balance performance as good as master-slave method. Simulated and experimental results are given to verify the analysis.
{"title":"Redundant parallel control for current regulated inverters with instantaneous current sharing","authors":"Y. Xing, Lipei Huang, Yangguang Yan","doi":"10.1109/PESC.2003.1216798","DOIUrl":"https://doi.org/10.1109/PESC.2003.1216798","url":null,"abstract":"A distributed control for redundant parallel inverters, based on current regulation, with instantaneous current sharing is proposed. The voltage and current references are the only two shared bus signals among the modules, which generated from all the individual inverters in parallel operation. It is proved mathematically that the parallel system, without extra current deviation control loop, operates with the equivalent transfer function (therefore the same control property) of the individuals and presents load balance performance as good as master-slave method. Simulated and experimental results are given to verify the analysis.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"127320600","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
扫码关注我们
求助内容：
应助结果提醒方式：